

# PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 Data Sheet

High-Performance, 16-bit Microcontrollers

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U S A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

#### ISBN: 978-1-60932-821-4

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

## **High-Performance**, 16-bit Microcontrollers

#### **Operating Range:**

- Up to 40 MIPS operation (at 3.0-3.6V):
  - Industrial temperature range (-40°C to +85°C)
  - Extended temperature range (-40°C to +125°C)
- Up to 20 MIPS operation (at 3.0-3.6V):
  - High temperature range (-40°C to +150°C)

#### **High-Performance CPU:**

- Modified Harvard architecture
- C compiler optimized instruction set
- 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 71 base instructions: mostly 1 word/1 cycle
- Flexible and powerful addressing modes
- Software stack
- 16 x 16 multiply operations
- 32/16 and 16/16 divide operations
- Up to ±16-bit shifts for up to 40-bit data

#### **Direct Memory Access (DMA):**

- 8-channel hardware DMA
- Up to 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
  - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

### **On-Chip Flash and SRAM:**

- Flash program memory (up to 128 Kbytes)
- Data SRAM (up to 8 Kbytes)
- Boot, Secure and General Security for program Flash

#### Timers/Capture/Compare/PWM:

- Timer/Counters, up to five 16-bit timers:
  - Can pair up to make two 32-bit timers
  - One timer runs as a Real-Time Clock with an external 32.768 kHz oscillator
  - Programmable prescaler
- Input Capture (up to four channels):
  - Capture on up, down or both edges
  - 16-bit capture input functions
  - 4-deep FIFO on each capture
- Output Compare (up to four channels):
  - Single or Dual 16-bit Compare mode
  - 16-bit Glitchless PWM mode
- Hardware Real-Time Clock and Calendar (RTCC):
  - Provides clock, calendar and alarm functions

#### **Interrupt Controller:**

- 5-cycle latency
- Up to 45 available interrupt sources
- Up to three external interrupts
- Seven programmable priority levels
- · Five processor exceptions

#### **Digital I/O:**

- Peripheral pin Select functionality
- Up to 35 programmable digital I/O pins
- Wake-up/Interrupt-on-Change for up to 31 pins
- Output pins can drive from 3.0V to 3.6V
- Up to 5.5V output with open drain configuration on 5V tolerant pins with external pull-up
- 4 mA sink on all I/O pins

#### **Communication Modules:**

- 4-wire SPI (up to two modules):
  - Framing supports I/O interface to simple codecs
  - Supports 8-bit and 16-bit data
  - Supports all serial clock formats and sampling modes
- I<sup>2</sup>C™:
  - Full Multi-Master Slave mode support
  - 7-bit and 10-bit addressing
  - Bus collision detection and arbitration
  - Integrated signal conditioning
  - Slave address masking
- UART (up to two modules):
  - Interrupt on address bit detect
  - Interrupt on UART error
  - Wake-up on Start bit from Sleep mode
  - 4-character TX and RX FIFO buffers
  - LIN 2.0 bus support
  - IrDA® encoding and decoding in hardware
  - High-Speed Baud mode
  - Hardware Flow Control with CTS and RTS
- Enhanced CAN (ECAN<sup>™</sup> module) 2.0B active:
  - Up to eight transmit and up to 32 receive buffers
  - 16 receive filters and three masks
  - Loopback, Listen Only and Listen All
  - Messages modes for diagnostics and bus monitoring
  - Wake-up on CAN message
  - Automatic processing of Remote Transmission Requests
  - FIFO mode using DMA
  - DeviceNet<sup>™</sup> addressing support
- Parallel Master Slave Port (PMP/EPSP):
  - Supports 8-bit or 16-bit data
  - Supports 16 address lines
- Programmable Cyclic Redundancy Check (CRC):
  - Programmable bit length for the CRC generator polynomial (up to 16-bit length)
  - 8-deep, 16-bit or 16-deep, 8-bit FIFO for data input

#### System Management:

- Flexible clock options:
  - External, crystal, resonator and internal RC
  - Fully integrated Phase-Locked Loop (PLL)
  - Extremely low jitter PLL
- Power-Up Timer
- Oscillator Start-up Timer/Stabilizer
- · Watchdog Timer with its own RC oscillator
- Fail-Safe Clock Monitor
- Reset by multiple sources

#### **Power Management:**

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep and Doze modes with fast wake-up

#### Analog-to-Digital Converters (ADCs):

- 10-bit, 1.1 Msps or 12-bit, 500 Ksps conversion:
  - Two and four simultaneous samples (10-bit ADC)
  - Up to 13 input channels with auto-scanning
  - Conversion start can be manual or synchronized with one of four trigger sources
  - Conversion possible in Sleep mode
  - ±2 LSb max integral nonlinearity
  - ±1 LSb max differential nonlinearity

#### **Comparator Module:**

• Two analog comparators with programmable input/output configuration

#### **CMOS Flash Technology:**

- Low-power, high-speed Flash technology
- · Fully static design
- 3.3V (±10%) operating voltage
- Industrial and Extended temperature
- Low power consumption

#### Packaging:

- 28-pin SDIP/SOIC/QFN-S
- 44-pin TQFP/QFN

**Note:** See the device variant tables for exact peripheral features per device.

### PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

## TABLE 1:PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04<br/>CONTROLLER FAMILIES

|                 |      |                                 |                            |                 | Re                          | ma            | ppable                         | Per  | iphe | ral    | _                                  |      |                   |                      |                                 | or)   |   |          |                       |  |
|-----------------|------|---------------------------------|----------------------------|-----------------|-----------------------------|---------------|--------------------------------|------|------|--------|------------------------------------|------|-------------------|----------------------|---------------------------------|---|---|----------|-----------------------|--|
| Device          | Pins | Program Flash Memory<br>(Kbyte) | RAM (Kbyte) <sup>(1)</sup> | Remappable Pins | 16-bit Timer <sup>(2)</sup> | Input Capture | Output Compare<br>Standard PWM | UART | SPI  | ECANTM | External Interrupts <sup>(3)</sup> | RTCC | I <sup>2</sup> C™ | <b>CRC Generator</b> | 10-bit/12-bit ADC<br>(Channels) | Analog Comparator<br>(2 Channels/Voltage Regulator) | 8-bit Parallel Master Port<br>(Address Lines) | I/O Pins | Packages              |  |
| PIC24HJ128GP504 | 44   | 128                             | 8                          | 26              | 5                           | 4             | 4                              | 2    | 2    | 1      | 3                                  | 1    | 1                 | 1                    | 13                              | 1/1   | 11  | 35       | QFN<br>TQFP           |  |
| PIC24HJ128GP502 | 28   | 128                             | 8                          | 16              | 5                           | 4             | 4                              | 2    | 2    | 1      | 3                                  | 1    | 1                 | 1                    | 10                              | 1/0   | 2   | 21       | SDIP<br>SOIC<br>QFN-S |  |
| PIC24HJ128GP204 | 44   | 128                             | 8                          | 26              | 5                           | 4             | 4                              | 2    | 2    | 0      | 3                                  | 1    | 1                 | 1                    | 13                              | 1/1   | 11  | 35       | QFN<br>TQFP           |  |
| PIC24HJ128GP202 | 28   | 128                             | 8                          | 16              | 5                           | 4             | 4                              | 2    | 2    | 0      | 3                                  | 1    | 1                 | 1                    | 10                              | 1/0   | 2   | 21       | SDIP<br>SOIC<br>QFN-S |  |
| PIC24HJ64GP504  | 44   | 64                              | 8                          | 26              | 5                           | 4             | 4                              | 2    | 2    | 1      | 3                                  | 1    | 1                 | 1                    | 13                              | 1/1   | 11  | 35       | QFN<br>TQFP           |  |
| PIC24HJ64GP502  | 28   | 64                              | 8                          | 16              | 5                           | 4             | 4                              | 2    | 2    | 1      | 3                                  | 1    | 1                 | 1                    | 10                              | 1/0   | 2   | 21       | SDIP<br>SOIC<br>QFN-S |  |
| PIC24HJ64GP204  | 44   | 64                              | 8                          | 26              | 5                           | 4             | 4                              | 2    | 2    | 0      | 3                                  | 1    | 1                 | 1                    | 13                              | 1/1   | 11  | 35       | QFN<br>TQFP           |  |
| PIC24HJ64GP202  | 28   | 64                              | 8                          | 16              | 5                           | 4             | 4                              | 2    | 2    | 0      | 3                                  | 1    | 1                 | 1                    | 10                              | 1/0   | 2   | 21       | SDIP<br>SOIC<br>QFN-S |  |
| PIC24HJ32GP304  | 44   | 32                              | 4                          | 26              | 5                           | 4             | 4                              | 2    | 2    | 0      | 3                                  | 1    | 1                 | 1                    | 13                              | 1/1   | 11  | 35       | QFN<br>TQFP           |  |
| PIC24HJ32GP302  | 28   | 32                              | 4                          | 16              | 5                           | 4             | 4                              | 2    | 2    | 0      | 3                                  | 1    | 1                 | 1                    | 10                              | 1/0   | 2   | 21       | SDIP<br>SOIC<br>QFN-S |  |


Note 1: RAM size is inclusive of 2 Kbytes of DMA RAM for all devices except PIC24HJ32GP302/304, which include 1 Kbyte of DMA RAM.

2: Only four out of five timers are remappable.

**3:** Only two out of three interrupts are remappable.

#### PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04


#### Pin Diagrams



### Pin Diagrams (Continued)

| 44-Pin QFN <sup>(2)</sup>  |  | Pins are up to 5V tolerant   |
|--|--|--|
| AN4/C1IN-/RP2 <sup>(1)</sup> /CN6/RB2<br>AN5/C1IN+/RP3 <sup>(1)</sup> /CN7/RB3<br>AN6/RP16 <sup>(1)</sup> /CN8/RC0<br>AN7/RP17 <sup>(1)</sup> /CN9/RC1<br>AN8/CVREF/RP18 <sup>(1)</sup> /PMA2/CN10/RC2<br>V0<br>SC21/CLK1/CN30/RA2<br>OSC2//CLK0/CN29/RA3<br>TD0/PMA8/RA8<br>SOSC1/RP4 <sup>(1)</sup> /CN1/RB4 | PIC24HJ32GP304<br>PIC24HJ64GP204<br>PIC24HJ64GP504<br>PIC24HJ64GP504<br>PIC24HJ128GP204<br>PIC24HJ128GP504<br>4<br>S & & & & & & & & & & & & & & & & & & & | <ul> <li>PGED2/RP10<sup>(1)</sup>/CN16/PMD2/RB10</li> <li>VCAP<sup>(3)</sup></li> <li>VSS</li> <li>RP25<sup>(1)</sup>/CN19/PMA6/RC9</li> <li>RP24<sup>(1)</sup>/CN20/PMA5/RC8</li> <li>RP23<sup>(1)</sup>/CN17/PMA0/RC7</li> <li>RP22<sup>(1)</sup>/CN18/PMA1/RC6</li> <li>RP22<sup>(1)</sup>/CN18/PMA1/RC6</li> </ul> |
|  | evice is not connected to any pins   | 1 in this section for the list of available peripherals.<br>s and is recommended to be connected to VSS externally.<br>(AP)" for proper connection to this pin.  |

#### Pin Diagrams (Continued)



### Table of Contents

| PIC2  | 4HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 Product Families | 5   |
|-------|---|-----|
| 1.0   | Device Overview   |     |
| 2.0   | Guidelines for Getting Started with 16-bit Microcontrollers                 | 15  |
| 3.0   | CPU   | 19  |
| 4.0   | Memory Organization   | 25  |
| 5.0   | Flash Program Memory  | 53  |
| 6.0   | Resets  | 59  |
| 7.0   | Interrupt Controller  | 67  |
| 8.0   | Direct Memory Access (DMA)  | 105 |
| 9.0   | Oscillator Configuration  | 117 |
| 10.0  | Power-Saving Features   | 127 |
| 11.0  | I/O Ports   | 133 |
| 12.0  | Timer1  | 159 |
| 13.0  | Timer2/3 And TImer4/5 Feature   | 161 |
| 14.0  | Input Capture   | 167 |
| 15.0  | Output Compare  | 169 |
| 16.0  | Serial Peripheral Interface (SPI)   | 173 |
| 17.0  | Inter-Integrated Circuit™ (I <sup>2</sup> C™)                               | 179 |
| 18.0  | Universal Asynchronous Receiver Transmitter (UART)                          | 187 |
| 19.0  | Enhanced CAN (ECAN™) Module   | 193 |
| 20.0  | 10-bit/12-bit Analog-to-Digital Converter (ADC1)                            | 219 |
| 21.0  |   | 231 |
| 22.0  | Real-Time Clock and Calendar (RTCC)   | 237 |
| 23.0  | Programmable Cyclic Redundancy Check (CRC) Generator                        |     |
| 24.0  | Parallel Master Port (PMP)  | 251 |
| 25.0  | Special Features  | 259 |
| 26.0  | Instruction Set Summary   | 269 |
| 27.0  | Development Support   | 277 |
| 28.0  | Electrical Characteristics  | 281 |
| 29.0  | High Temperature Electrical Characteristics                                 | 331 |
| 30.0  | Packaging Information   | 341 |
| Appe  | ndix A: Revision History  | 351 |
| Index | ۲   | 361 |
| The N | Vicrochip Web Site  | 365 |
|       | omer Change Notification Service  |     |
|       | omer Support  |     |
| Read  | ler Response  | 366 |
| Produ | uct Identification System   | 367 |

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.


### 1.0 DEVICE OVERVIEW


- Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device specific information for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices.

Table 1-1lists the functions of the various pinsshown in the pinout diagrams.





| TABLE 1-1:   | PINOUT I/O DESCRIPTIONS |                 |            |   |  |  |  |  |  |  |  |  |  |
|--------------|-------------------------|-----------------|------------|---|--|--|--|--|--|--|--|--|--|
| Pin Name     | Pin<br>Type             | Buffer<br>Type  | PPS        | Description   |  |  |  |  |  |  |  |  |  |
| AN0-AN12     | I                       | Analog          |            | Analog input channels.  |  |  |  |  |  |  |  |  |  |
| CLKI         | I                       | ST/CMOS         | No         | External clock source input. Always associated with OSC1 pin function.<br>Oscillator crystal output. Connects to crystal or resonator in Crystal<br>Oscillator mode. Optionally functions as CLKO in RC and EC modes. |  |  |  |  |  |  |  |  |  |
| CLKO         | 0                       | —               | No         | Always associated with OSC2 pin function.   |  |  |  |  |  |  |  |  |  |
| OSC1         | I                       | ST/CMOS         | No         | Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.   |  |  |  |  |  |  |  |  |  |
| OSC2         | I/O                     |                 | No         | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.  |  |  |  |  |  |  |  |  |  |
| SOSCI        | I                       | ST/CMOS         | No         | 32.768 kHz low-power oscillator crystal input; CMOS otherwise.  |  |  |  |  |  |  |  |  |  |
| SOSCO        | 0                       | —               | No         | 32.768 kHz low-power oscillator crystal output.   |  |  |  |  |  |  |  |  |  |
| CN0-CN30     | I                       | ST              | No         | Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.  |  |  |  |  |  |  |  |  |  |
| IC1-IC2      | I                       | ST              | Yes        | Capture inputs 1/2  |  |  |  |  |  |  |  |  |  |
| IC7-IC8      | I                       | ST              | Yes        | Capture inputs 7/8.   |  |  |  |  |  |  |  |  |  |
| OCFA         | Ι                       | ST              | Yes        | Compare Fault A input (for Compare Channels 1, 2, 3 and 4).   |  |  |  |  |  |  |  |  |  |
| OC1-OC4      | 0                       | —               | Yes        | Compare outputs 1 through 4.  |  |  |  |  |  |  |  |  |  |
| INT0         | I                       | ST              | No         | External interrupt 0.   |  |  |  |  |  |  |  |  |  |
| INT1         | I ST Ye                 |                 |            | External interrupt 1.   |  |  |  |  |  |  |  |  |  |
| INT2         | I                       | ST              | Yes        | External interrupt 2.   |  |  |  |  |  |  |  |  |  |
| RA0-RA4      | I/O                     | ST              | No         | PORTA is a bidirectional I/O port.  |  |  |  |  |  |  |  |  |  |
| RA7-RA10     | I/O                     | ST              | No         | PORTA is a bidirectional I/O port.  |  |  |  |  |  |  |  |  |  |
| RB0-RB15     | I/O                     | ST              | No         | PORTB is a bidirectional I/O port.  |  |  |  |  |  |  |  |  |  |
| RC0-RC9      | I/O                     | ST              | No         | PORTC is a bidirectional I/O port.  |  |  |  |  |  |  |  |  |  |
| T1CK         | I                       | ST              | No         | Timer1 external clock input.  |  |  |  |  |  |  |  |  |  |
| T2CK         | I                       | ST              | Yes        | Timer2 external clock input.  |  |  |  |  |  |  |  |  |  |
| ТЗСК         | I                       | ST              | Yes        | Timer3 external clock input.  |  |  |  |  |  |  |  |  |  |
| T4CK         |                         | ST              | Yes        | Timer4 external clock input.  |  |  |  |  |  |  |  |  |  |
| T5CK         |                         | ST              | Yes        | Timer5 external clock input.  |  |  |  |  |  |  |  |  |  |
| U1CTS        | I                       | ST              | Yes        | UART1 clear to send.  |  |  |  |  |  |  |  |  |  |
| U1RTS        | 0                       |                 | Yes        | UART1 ready to send.  |  |  |  |  |  |  |  |  |  |
| U1RX         |                         | ST              | Yes        |   |  |  |  |  |  |  |  |  |  |
| U1TX         | 0                       | _               | Yes        | UART1 transmit.   |  |  |  |  |  |  |  |  |  |
| U2CTS        |                         | ST              | Yes        | UART2 clear to send.  |  |  |  |  |  |  |  |  |  |
| U2RTS        | 0                       |                 | Yes        | UART2 ready to send.  |  |  |  |  |  |  |  |  |  |
| U2RX<br>U2TX | 0                       | ST              | Yes<br>Yes | UART2 receive.<br>UART2 transmit.   |  |  |  |  |  |  |  |  |  |
| SCK1         |                         |                 |            |   |  |  |  |  |  |  |  |  |  |
| SDI1         | I/O<br>I                | ST<br>ST        | Yes<br>Yes | Synchronous serial clock input/output for SPI1.<br>SPI1 data in.  |  |  |  |  |  |  |  |  |  |
| SD01         | Ö                       | _               | Yes        | SPI1 data out.  |  |  |  |  |  |  |  |  |  |
| SS1          | 1/0                     | ST              | Yes        | SPI1 slave synchronization or frame pulse I/O.  |  |  |  |  |  |  |  |  |  |
| SCK2         | I/O                     | ST              | Yes        | Synchronous serial clock input/output for SPI2.   |  |  |  |  |  |  |  |  |  |
| SDI2         | 1/0                     | ST              | Yes        | SPI2 data in.   |  |  |  |  |  |  |  |  |  |
| SDO2         | Ö                       | _               | Yes        | SPI2 data out.  |  |  |  |  |  |  |  |  |  |
| SS2          | I/O                     | ST              | Yes        | SPI2 slave synchronization or frame pulse I/O.  |  |  |  |  |  |  |  |  |  |
| Legend: CMO  | S = CMC                 | )<br>S compatib | le innut   |   |  |  |  |  |  |  |  |  |  |
| •            |                         | Triggor input   |            |   |  |  |  |  |  |  |  |  |  |

#### TARIE 1-1-DINCUT I/O DESCRIPTIONS

ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select

Analog = Analog input O = Output I = Input TTL = TTL input buffer

| Pin Name     | Pin<br>Type | Buffer<br>Type | PPS | Description  |
|--------------|-------------|----------------|-----|--|
| SCL1         | 1/0         | ST             | No  | Synchronous serial clock input/output for I2C1.                              |
| SDA1         | I/O         | ST             | No  | Synchronous serial data input/output for I2C1.                               |
| ASCL1        | I/O         | ST             | No  | Alternate synchronous serial clock input/output for I2C1.                    |
| ASDA1        | I/O         | ST             | No  | Alternate synchronous serial data input/output for I2C1.                     |
| TMS          | 1           | ST             | No  | JTAG Test mode select pin.   |
| TCK          | i           | ST             | No  | JTAG test clock input pin.   |
| TDI          | i           | ST             | No  | JTAG test data input pin.  |
| TDO          | Ō           | _              | No  | JTAG test data output pin.   |
| C1RX         | I           | ST             | Yes | ECAN1 bus receive pin.   |
| C1TX         | Ō           | _              | Yes | ECAN1 bus transmit pin.  |
| RTCC         | 0           | _              | No  | Real-Time Clock Alarm Output.  |
| CVREF        | 0           | ANA            | No  | Comparator Voltage Reference Output.   |
| C1IN-        | -           | ANA            | No  | Comparator 1 Negative Input.   |
| C1IN+        |             | ANA            | No  | Comparator 1 Positive Input.   |
| C1OUT        | Ö           |                | Yes | Comparator 1 Output.   |
| C2IN-        | -           | ANA            | No  | Comparator 2 Negative Input.   |
| C2IN+        | i           | ANA            | No  | Comparator 2 Positive Input.   |
| C2OUT        | Ō           | _              | Yes | Comparator 2 Output.   |
| PMA0         | I/O         | TTL/ST         | No  | Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and          |
|              | 1/ 0        | 112/01         | 110 | Output (Master modes).   |
| PMA1         | I/O         | TTL/ST         | No  | Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and          |
|              |             |                |     | Output (Master modes).   |
| PMA2 -PMPA10 | 0           | —              | No  | Parallel Master Port Address (Demultiplexed Master Modes).                   |
| PMBE         | 0           | —              | No  | Parallel Master Port Byte Enable Strobe.                                     |
| PMCS1        | 0           | —              | No  | Parallel Master Port Chip Select 1 Strobe.                                   |
| PMD0-PMPD7   | I/O         | TTL/ST         | No  | Parallel Master Port Data (Demultiplexed Master mode) or Address/            |
|              |             |                |     | Data (Multiplexed Master modes).   |
| PMRD         | 0           | —              | No  | Parallel Master Port Read Strobe.  |
| PMWR         | 0           | —              | No  | Parallel Master Port Write Strobe.   |
| PGED1        | I/O         | ST             | No  | Data I/O pin for programming/debugging communication channel 1.              |
| PGEC1        | I           | ST             | No  | Clock input pin for programming/debugging communication channel 1.           |
| PGED2        | I/O         | ST             | No  | Data I/O pin for programming/debugging communication channel 2.              |
| PGEC2        | I           | ST             | No  | Clock input pin for programming/debugging communication channel 2.           |
| PGED3        | I/O         | ST             | No  | Data I/O pin for programming/debugging communication channel 3.              |
| PGEC3        | I           | ST             | No  | Clock input pin for programming/debugging communication channel 3.           |
| MCLR         | I/P         | ST             | No  | Master Clear (Reset) input. This pin is an active-low Reset to the device    |
| AVdd         | Р           | Р              | No  | Positive supply for analog modules. This pin must be connected at all times. |
| AVss         | Р           | Р              | No  | Ground reference for analog modules.   |
| Vdd          | Р           | _              | No  | Positive supply for peripheral logic and I/O pins.                           |
| VCAP         | Р           |                | No  | CPU logic filter capacitor connection.                                       |
| Vss          | P           |                | No  | Ground reference for logic and I/O pins.                                     |
| VREF+        |             | Analog         | No  | Analog voltage reference (high) input.                                       |
| VREF-        | 1           | Analog         | No  | Analog voltage reference (low) input.  |
|              | -           | S compatib     | 1   |  |

#### TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select

Analog = Analog input O = Output TTL = TTL input buffer P = Power I = Input

### 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 of family devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

#### 2.1 Basic Connection Requirements

Getting started with the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family of 16-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and VSS pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins (regardless if ADC module is not used)

(see Section 2.2 "Decoupling Capacitors")VCAP

- (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.


#### 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVss is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1  $\mu$ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

#### FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



#### 2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including MCUs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.

#### 2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7  $\mu$ F and 10  $\mu$ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 28.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 25.2 "On-Chip Voltage Regulator"** for details.

#### 2.4 Master Clear (MCLR) Pin


The MCLR pin provides for two specific device functions:


- Device Reset
- Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the  $\overline{\text{MCLR}}$  pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the  $\overline{\text{MCLR}}$  pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





2:  $\underline{R1} \leq 470\Omega$  will limit any current flowing into  $\overline{MCLR}$  from the external capacitor C, in the event of  $\overline{MCLR}$  pin breakdown, due to Electrostatic Discharge (ESD) or <u>Electrical</u> Overstress (EOS). Ensure that the  $\overline{MCLR}$  pin VIH and VIL specifications are met.

#### 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB<sup>®</sup> ICD 2, MPLAB<sup>®</sup> ICD 3 or MPLAB<sup>®</sup> REAL ICE<sup>TM</sup>.

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.


- "MPLAB<sup>®</sup> ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB<sup>®</sup> ICD 2" (poster) DS51265
- "MPLAB<sup>®</sup> ICD 2 Design Advisory" DS51566
- "Using MPLAB<sup>®</sup> ICD 3" (poster) DS51765
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" DS51764
- "MPLAB<sup>®</sup> REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB<sup>®</sup> REAL ICE™" (poster) DS51749

#### 2.6 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

#### FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



#### 2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to  $\leq$  8 MHz for start-up with the PLL enabled to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

#### 2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

#### 2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor between Vss and the unused pins.

#### 3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 2. CPU" (DS70204) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

#### 3.1 Overview

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any point.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the PIC24HJ32GP302/ 304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/ X04 is shown in Figure 3-2.

#### 3.2 Data Addressing Overview

The data space can be linearly addressed as 32K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.


The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

#### 3.3 Special MCU Features


The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 features a 17-bit by 17bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication makes mixed-sign multiplication possible. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices support 16/16 and 32/16 integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.

## FIGURE 3-1: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 CPU CORE BLOCK DIAGRAM



## FIGURE 3-2: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 PROGRAMMER'S MODEL



### 3.4 CPU Control Registers

| U-0                  | U-0                              | U-0   | U-0            | U-0                 | U-0                 | U-0             | R/W-0   |  |  |  |  |  |  |  |  |  |  |  |
|----------------------|----------------------------------|---|----------------|---------------------|---------------------|-----------------|---|--|--|--|--|--|--|--|--|--|--|--|
| _                    | —                                | _   |                | —                   | —                   | —               | DC  |  |  |  |  |  |  |  |  |  |  |  |
| bit 15               |                                  |   |                |                     |                     |                 | bit 8   |  |  |  |  |  |  |  |  |  |  |  |
| R/W-0 <sup>(1)</sup> | R/W-0 <sup>(2)</sup>             | R/W-0 <sup>(2)</sup>  | R-0            | R/W-0               | R/W-0               | R/W-0           | R/W-0   |  |  |  |  |  |  |  |  |  |  |  |
|                      | IPL<2:0> <sup>(2)</sup>          |   | RA             | N                   | OV                  | Z               | С   |  |  |  |  |  |  |  |  |  |  |  |
| bit 7                |                                  |   |                |                     |                     |                 | bit 0   |  |  |  |  |  |  |  |  |  |  |  |
| Legend:              |                                  |   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
| C = Clear or         | nly bit                          | R = Readable  | bit            | U = Unimplei        | mented bit, read    | as '0'          |   |  |  |  |  |  |  |  |  |  |  |  |
| S = Set only         | / bit                            | W = Writable  | bit            | -n = Value at       | POR                 |                 |   |  |  |  |  |  |  |  |  |  |  |  |
| '1' = Bit is se      |                                  | '0' = Bit is clea   | ared           | x = Bit is unk      | nown                |                 |   |  |  |  |  |  |  |  |  |  |  |  |
| 1.1.45.0             |                                  |   | - I            |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
| bit 15-9             | -                                | Unimplemented: Read as '0'<br>DC: MCU ALU Half Carry/Borrow bit   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
| bit 8                |                                  | •   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | 1 = A carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data)<br>of the result occurred                                   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | 0 = No carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized  |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | data) of the result occurred  |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
| bit 7-5              | IPL<2:0>: CF                     | IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2)</sup>   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled  |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | 110 = CPU Interrupt Priority Level is 6 (14)<br>101 = CPU Interrupt Priority Level is 5 (13)  |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | 101 = CPU Interrupt Priority Level is 5 (13)<br>100 = CPU Interrupt Priority Level is 4 (12)  |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | 011 = CPU Interrupt Priority Level is 3 (11)  |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | 010 = CPU Interrupt Priority Level is 2 (10)  |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | 001 = CPU Interrupt Priority Level is 1 (9)<br>000 = CPU Interrupt Priority Level is 0 (8)  |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
| bit 4                |                                  | RA: REPEAT Loop Active bit  |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | 1 = REPEAT loop in progress   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | 0 = REPEAT loop not in progress   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
| bit 3                |                                  | N: MCU ALU Negative bit   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | 1 = Result was negative<br>0 = Result was non-negative (zero or positive)   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
| bit 2                |                                  | U Overflow bit  |                | live)               |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
| DILZ                 |                                  |   | ithmatic (two) | s complement)       | . It indicates an   | overflow of a r | magnitude that  |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | ign bit to chang  |                | s complement)       | . It indicates an   |                 | nagintude that  |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  |   |                | tic (in this arithr | metic operation)    |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      | 0 = No overfl                    | ow occurred   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
| bit 1                | Z: MCU ALU                       |   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  |   |                |                     | time in the past    |                 | .14)  |  |  |  |  |  |  |  |  |  |  |  |
| L:1 0                |                                  |   |                | s the Z bit has (   | cleared it (i.e., a | non-zero resu   | lit)  |  |  |  |  |  |  |  |  |  |  |  |
| bit 0                |                                  | Carry/Borrow  |                | hit of the reactly  |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | <ul> <li>1 = A carry-out from the Most Significant bit of the result occurred</li> <li>0 = No carry-out from the Most Significant bit of the result occurred</li> </ul> |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  |   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      | he IPL<2:0> bits                 |   |                |                     |                     |                 |   |  |  |  |  |  |  |  |  |  |  |  |
|                      | evel. The value in<br>PL <3> - 1 | n parentheses i   | ndicates the   | IPL IT IPL<3> =     | 1. User interrup    | ots are disable | a wnen  |  |  |  |  |  |  |  |  |  |  |  |
|                      |                                  | us hits are read  | l only when t  | ne NSTDIS hit       | (INTCON1~15~)       | ) — 1           | <3> = 1.<br>IPL<2:0> Status bits are read only when the NSTDIS bit (INTCON1<15>) = 1. |  |  |  |  |  |  |  |  |  |  |  |

#### REGISTER 3-1: SR: CPU STATUS REGISTER

**2**: The IPL<2:0> Status bits are read only when the NSTDIS bit (INTCON1<15>) = 1.

| REGISTER        | J-2. CON    |                      |                 |                      |       |                  |       |
|-----------------|-------------|----------------------|-----------------|----------------------|-------|------------------|-------|
| U-0             | U-0         | U-0                  | U-0             | U-0                  | U-0   | U-0              | U-0   |
| _               | —           | —                    | —               | —                    | —     | —                |       |
| bit 15          |             |                      |                 |                      |       |                  | bit 8 |
|                 |             |                      |                 |                      |       |                  |       |
| U-0             | U-0         | U-0                  | <u>U-0</u>      | R/C-0                | R/W-0 | U-0              | U-0   |
|                 |             |                      | _               | IPL3 <sup>(1)</sup>  | PSV   | <u> </u>         |       |
| bit 7           |             |                      |                 |                      |       |                  | bit 0 |
|                 |             |                      |                 |                      |       |                  |       |
| Legend:         |             | C = Clear onl        | y bit           |                      |       |                  |       |
| R = Readab      | le bit      | W = Writable         | bit             | -n = Value at        | POR   | '1' = Bit is set |       |
| 0' = Bit is cle | eared       | ʻx = Bit is unk      | nown            | U = Unimplei         |       |                  |       |
| bit 15-4        | Unimplem    | ented: Read as '     | 0'              |                      |       |                  |       |
| bit 3           | -           | Interrupt Priority   |                 | bit 3 <sup>(1)</sup> |       |                  |       |
|                 |             | terrupt priority lev |                 |                      |       |                  |       |
|                 |             | terrupt priority lev | •               |                      |       |                  |       |
| bit 2           | PSV: Progr  | am Space Visibil     | ity in Data Sp  | ace Enable bit       |       |                  |       |
|                 | 1 = Program | n space visible ir   | n data space    |                      |       |                  |       |
|                 | 0 = Program | n space not visib    | ole in data spa | ace                  |       |                  |       |
|                 |             |                      |                 |                      |       |                  |       |

### REGISTER 3-2: CORCON: CORE CONTROL REGISTER

Unimplemented: Read as '0'

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

bit 1-0

#### 3.5 Arithmetic Logic Unit (ALU)

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

For information on the SR bits affected by each instruction, refer to the "16-bit MCU and DSC Programmer's *Reference Manual*" (DS70157).

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

#### 3.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

#### 3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

#### 3.5.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

#### 4.0 MEMORY ORGANIZATION

| Note: | This data sheet summarizes the features      |  |  |  |  |  |  |  |  |  |  |
|-------|--|--|--|--|--|--|--|--|--|--|--|
|       | of the PIC24HJ32GP302/304,                   |  |  |  |  |  |  |  |  |  |  |
|       | PIC24HJ64GPX02/X04 and                       |  |  |  |  |  |  |  |  |  |  |
|       | PIC24HJ128GPX02/X04 families of              |  |  |  |  |  |  |  |  |  |  |
|       | devices. It is not intended to be a compre-  |  |  |  |  |  |  |  |  |  |  |
|       | hensive reference source. To complement      |  |  |  |  |  |  |  |  |  |  |
|       | the information in this data sheet, refer to |  |  |  |  |  |  |  |  |  |  |
|       | Section 4. "Program Memory"                  |  |  |  |  |  |  |  |  |  |  |
|       | (DS70203) of the "dsPIC33F/PIC24H            |  |  |  |  |  |  |  |  |  |  |
|       | Family Reference Manual", which is avail-    |  |  |  |  |  |  |  |  |  |  |
|       | able from the Microchip website              |  |  |  |  |  |  |  |  |  |  |
|       | (www.microchip.com).                         |  |  |  |  |  |  |  |  |  |  |

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

#### 4.1 Program Address Space

The program address memory space of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.4 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices is shown in Figure 4-1.



|                            | PIC24HJ32GP302/304                                   | PIC24HJ64GPX02/X04     | PIC24HJ128GPX02/X04                                      |
|----------------------------|--|------------------------|--|
| A                          | GOTO Instruction                                     | GOTO Instruction       | GOTO Instruction 0x000000<br>Reset Address 0x000002      |
|                            | Reset Address  | Reset Address          | 0x000004   |
|                            | Interrupt Vector Table                               | Interrupt Vector Table | Interrupt Vector Table                                   |
|                            | Reserved   | Reserved               | Reserved 0x000100  |
|                            | Alternate Vector Table                               | Alternate Vector Table | Alternate Vector Table 0x000104<br>0x0001FE              |
| Space                      | User Program<br>Flash Memory<br>(11264 instructions) | User Program<br>       | 0x000200<br>0x0057FE<br>0x0057FE                         |
| User Memory Space          | Unimplemented  |                        | User Program<br>Flash Memory<br>(44032 instructions)<br> |
|                            | (Read '0's)  | Unimplemented          | 0x0157FE   |
|                            | (  | (Read '0's)            | 0x0157FE<br>0x015800                                     |
|                            |  |                        | Unimplemented<br>(Read '0's)<br>0x7FFFE                  |
|                            | Reserved   | Reserved               | Reserved   |
| Spac                       | Device Configuration                                 | Device Configuration   | 0xF7FFE<br>Device Configuration 0xF80000                 |
| Aemory                     | Registers  | Registers              | Registers 0xF80017<br>0xF80018                           |
| Configuration Memory Space | Reserved   | Reserved               | Reserved   |
| Configu                    | DEVID (2)  | DEVID (2)              | DEVID (2) 0xFEFFE<br>0xFF0000<br>0xFF0002                |
|                            | Reserved   | Reserved               | Reserved 0xFFFFE   |

#### 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

#### 4.1.2 INTERRUPT AND TRAP VECTORS

All PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in Section 7.1 "Interrupt Vector Table".

| msw<br>Address | most significant w                                |         | least significant word |   |          |  |  |  |
|----------------|---|---------|------------------------|---|----------|--|--|--|
|                | 23  | 16      | 8                      | 0 |          |  |  |  |
| 0x000001       | 0000000   |         |                        |   | 0x000000 |  |  |  |
| 0x000003       | 0000000   |         |                        |   | 0x000002 |  |  |  |
| 0x000005       | 0000000   |         |                        |   | 0x000004 |  |  |  |
| 0x000007       | 0000000   |         |                        |   | 0x000006 |  |  |  |
|                |   |         | $\sim$                 |   |          |  |  |  |
|                | Program Memory<br>'Phantom' Byte<br>(read as '0') | Instruc | tion Width             |   |          |  |  |  |

#### FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

#### 4.2 Data Address Space

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU has a separate 16 bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps are shown in Figure 4-3 and Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.4.3 "Reading Data from Program Memory Using Program Space Visibility").

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement up to 8 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte is returned.

#### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

#### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC<sup>®</sup> MCU devices and improve data space memory usage efficiency, the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

#### 4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

**Note:** The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

#### 4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an address pointer.


#### 4.2.5 DMA RAM

The PIC24HJ32GP302/304 devices contain 1 Kbytes of dual ported DMA RAM located at the end of X data PIC24HJ64GPX02/X04 space. The and PIC24HJ128GPX02/X04 devices contain 2 Kbytes of dual ported DMA RAM located at the end of X data space, and is a part of X data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.


When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

| Note: | DMA RAM can be used for general          |  |  |  |  |  |  |  |  |  |  |  |
|-------|--|--|--|--|--|--|--|--|--|--|--|--|
|       | purpose data storage if the DMA function |  |  |  |  |  |  |  |  |  |  |  |
|       | is not required in an application.       |  |  |  |  |  |  |  |  |  |  |  |

#### FIGURE 4-3: DATA MEMORY MAP FOR PIC24HJ32GP302/304 DEVICES WITH 4 KB RAM



## FIGURE 4-4: DATA MEMORY MAP FOR PIC24HJ128GP202/204, PIC24HJ64GP202/204, PIC24HJ128GP502/504 AND PIC24HJ64GP502/504 DEVICES WITH 8 KB RAM



| TABLE       | 4-1:        | CPU CORE REGISTERS MAP |                    |        |        |        |        |         |                |               |            |           |                |              |             |        |       |               |
|-------------|-------------|------------------------|--------------------|--------|--------|--------|--------|---------|----------------|---------------|------------|-----------|----------------|--------------|-------------|--------|-------|---------------|
| SFR<br>Name | SFR<br>Addr | Bit 15                 | Bit 14             | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9   | Bit 8          | Bit 7         | Bit 6      | Bit 5     | Bit 4          | Bit 3        | Bit 2       | Bit 1  | Bit 0 | All<br>Resets |
| WREG0       | 0000        |                        |                    |        |        |        |        |         | Working Re     | egister 0     |            |           |                |              |             |        |       | 0000          |
| WREG1       | 0002        |                        | Working Register 1 |        |        |        |        |         |                |               |            |           |                |              |             | 0000   |       |               |
| WREG2       | 0004        |                        | Working Register 2 |        |        |        |        |         |                |               |            |           |                |              | 0000        |        |       |               |
| WREG3       | 0006        | Working Register 3     |                    |        |        |        |        |         |                |               |            |           |                | 0000         |             |        |       |               |
| WREG4       | 0008        | Working Register 4     |                    |        |        |        |        |         |                |               |            |           |                | 0000         |             |        |       |               |
| WREG5       | 000A        |                        | Working Register 5 |        |        |        |        |         |                |               |            |           |                |              | 0000        |        |       |               |
| WREG6       | 000C        |                        | Working Register 6 |        |        |        |        |         |                |               |            |           |                |              |             | 0000   |       |               |
| WREG7       | 000E        |                        | Working Register 7 |        |        |        |        |         |                |               |            |           |                |              |             | 0000   |       |               |
| WREG8       | 0010        | Working Register 8     |                    |        |        |        |        |         |                |               |            |           |                |              | 0000        |        |       |               |
| WREG9       | 0012        |                        | Working Register 9 |        |        |        |        |         |                |               |            |           |                |              |             | 0000   |       |               |
| WREG10      | 0014        |                        |                    |        |        |        |        |         | Working Re     | 0             |            |           |                |              |             |        |       | 0000          |
| WREG11      | 0016        |                        |                    |        |        |        |        |         | Working Re     | •             |            |           |                |              |             |        |       | 0000          |
| WREG12      | 0018        |                        |                    |        |        |        |        |         | Working Re     | 0             |            |           |                |              |             |        |       | 0000          |
| WREG13      | 001A        |                        |                    |        |        |        |        |         | Working Re     | -             |            |           |                |              |             |        |       | 0000          |
| WREG14      | 001C        |                        |                    |        |        |        |        |         | Working Re     | 0             |            |           |                |              |             |        |       | 0000          |
| WREG15      | 001E        |                        |                    |        |        |        |        |         | Working Re     | -             |            |           |                |              |             |        |       | 0800          |
| SPLIM       | 0020        |                        |                    |        |        |        |        |         | ack Pointer Li | 0             |            |           |                |              |             |        |       | XXXX          |
| PCL         | 002E        |                        |                    |        |        |        |        | Program | n Counter Lo   | w Word Regi   | ster       |           |                |              | <u> </u>    |        |       | 0000          |
| PCH         | 0030        | _                      | _                  | _      | _      | _      | _      | _       |                |               |            |           |                | High Byte R  | <u> </u>    |        |       | 0000          |
| TBLPAG      | 0032        | _                      | _                  | _      | _      | _      | _      | _       |                |               |            |           | 0              | ss Pointer R | 0           | •      |       | 0000          |
| PSVPAG      | 0034        | -                      | _                  | —      | —      | _      | —      |         |                |               | 0          | ram Memor | y Visibility P | age Address  | Pointer Rec | gister |       | 0000          |
| RCOUNT      | 0036        |                        |                    |        |        |        |        |         | 1              | unter Registe |            |           |                |              | -           |        |       | XXXX          |
| SR          | 0042        | _                      |                    | _      | _      | _      | _      | _       | DC             | IPL2          | IPL1       | IPL0      | RA             | N            | OV          | Z      | С     | 0000          |
| CORCON      | 0044        | _                      |                    | —      | —      | _      | —      | —       | <u> </u>       | —             |            | —         | —              | IPL3         | PSV         | -      | —     | 0000          |
| DISICNT     | 0052        | —                      | —                  |        |        |        |        |         | Disab          | le Interrupts | Counter Re | gister    |                |              |             |        |       | XXXX          |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

#### TABLE 4-2:CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ128GP202/502, PIC24HJ64GP202/502 AND PIC24HJ32GP302

| SFR<br>Name | SFR<br>Addr | Bit 15  | Bit 14  | Bit 13  | Bit 12  | Bit 11  | Bit 10 | Bit 9 | Bit 8   | Bit 7   | Bit 6   | Bit 5   | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0   | All<br>Resets |
|-------------|-------------|---------|---------|---------|---------|---------|--------|-------|---------|---------|---------|---------|--------|--------|--------|--------|---------|---------------|
| CNEN1       | 0060        | CN15IE  | CN14IE  | CN13IE  | CN12IE  | CN11IE  |        |       | _       | CN7IE   | CN6IE   | CN5IE   | CN4IE  | CN3IE  | CN2IE  | CN1IE  | CN0IE   | 0000          |
| CNEN2       | 0062        | _       | CN30IE  | CN29IE  | _       | CN27IE  |        | -     | CN24IE  | CN23IE  | CN22IE  | CN21IE  | -      | -      |        | _      | CN16IE  | 0000          |
| CNPU1       | 0068        | CN15PUE | CN14PUE | CN13PUE | CN12PUE | CN11PUE |        | -     | _       | CN7PUE  | CN6PUE  | CN5PUE  | CN4PUE | CN3PUE | CN2PUE | CN1PUE | CN0PUE  | 0000          |
| CNPU2       | 006A        | _       | CN30PUE | CN29PUE | _       | CN27PUE | _      |       | CN24PUE | CN23PUE | CN22PUE | CN21PUE |        |        | _      | -      | CN16PUE | 0000          |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304

| SFR<br>Name | SFR<br>Addr | Bit 15  | Bit 14  | Bit 13  | Bit 12  | Bit 11  | Bit 10  | Bit 9   | Bit 8   | Bit 7   | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   | All<br>Resets |
|-------------|-------------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------------|
| CNEN1       | 0060        | CN15IE  | CN14IE  | CN13IE  | CN12IE  | CN11IE  | CN10IE  | CN9IE   | CN8IE   | CN7IE   | CN6IE   | CN5IE   | CN4IE   | CN3IE   | CN2IE   | CN1IE   | CN0IE   | 0000          |
| CNEN2       | 0062        | _       | CN30IE  | CN29IE  | CN28IE  | CN27IE  | CN26IE  | CN25IE  | CN24IE  | CN23IE  | CN22IE  | CN21IE  | CN20IE  | CN19IE  | CN18IE  | CN17IE  | CN16IE  | 0000          |
| CNPU1       | 0068        | CN15PUE | CN14PUE | CN13PUE | CN12PUE | CN11PUE | CN10PUE | CN9PUE  | CN8PUE  | CN7PUE  | CN6PUE  | CN5PUE  | CN4PUE  | CN3PUE  | CN2PUE  | CN1PUE  | CN0PUE  | 0000          |
| CNPU2       | 006A        | —       | CN30PUE | CN29PUE | CN28PUE | CN27PUE | CN26PUE | CN25PUE | CN24PUE | CN23PUE | CN22PUE | CN21PUE | CN20PUE | CN19PUE | CN18PUE | CN17PUE | CN16PUE | 0000          |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

| TABLE       | 4-4:        | INTER  | RUPT C | UNIRO                   | LLER R | EGISTER |                            |            |                     |       |                       |             |          |                     |                       |            |               |               |
|-------------|-------------|--------|--------|-------------------------|--------|---------|----------------------------|------------|---------------------|-------|-----------------------|-------------|----------|---------------------|-----------------------|------------|---------------|---------------|
| SFR<br>Name | SFR<br>Addr | Bit 15 | Bit 14 | Bit 13                  | Bit 12 | Bit 11  | Bit 10                     | Bit 9      | Bit 8               | Bit 7 | Bit 6                 | Bit 5       | Bit 4    | Bit 3               | Bit 2                 | Bit 1      | Bit 0         | All<br>Resets |
| INTCON1     | 0080        | NSTDIS | _      | —                       | —      | —       | _                          | —          | —                   | _     | DIV0ERR               | DMACERR     | MATHERR  | ADDRERR             | STKERR                | OSCFAIL    | —             | 0000          |
| INTCON2     | 0082        | ALTIVT | DISI   | _                       | _      | —       |                            | —          | —                   | _     |                       | _           | _        | _                   | INT2EP                | INT1EP     | INT0EP        | 0000          |
| IFS0        | 0084        | —      | DMA1IF | AD1IF                   | U1TXIF | U1RXIF  | SPI1IF                     | SPI1EIF    | T3IF                | T2IF  | OC2IF                 | IC2IF       | DMA0IF   | T1IF                | OC1IF                 | IC1IF      | <b>INT0IF</b> | 0000          |
| IFS1        | 0086        | U2TXIF | U2RXIF | INT2IF                  | T5IF   | T4IF    | OC4IF                      | OC3IF      | DMA2IF              | IC8IF | IC7IF                 | -           | INT1IF   | CNIF                | CMIF                  | MI2C1IF    | SI2C1IF       | 0000          |
| IFS2        | 0088        | _      | DMA4IF | PMPIF                   | _      | _       | _                          | —          | _                   | _     | —                     | _           | DMA3IF   | C1IF <sup>(1)</sup> | C1RXIF <sup>(1)</sup> | SPI2IF     | SPI2EIF       | 0000          |
| IFS3        | 008A        | _      | RTCIF  | DMA5IF                  | _      | _       | _                          | —          | _                   | _     | —                     | _           | _        | _                   | _                     | _          | _             | 0000          |
| IFS4        | 008C        | _      | _      | _                       | _      | _       | _                          | —          | _                   | _     | C1TXIF <sup>(1)</sup> | DMA7IF      | DMA6IF   | CRCIF               | U2EIF                 | U1EIF      | _             | 0000          |
| IEC0        | 0094        | —      | DMA1IE | AD1IE                   | U1TXIE | U1RXIE  | SPI1IE                     | SPI1EIE    | T3IE                | T2IE  | OC2IE                 | IC2IE       | DMA0IE   | T1IE                | OC1IE                 | IC1IE      | INTOIE        | 0000          |
| IEC1        | 0096        | U2TXIE | U2RXIE | INT2IE                  | T5IE   | T4IE    | OC4IE                      | OC3IE      | DMA2IE              | IC8IE | IC7IE                 |             | INT1IE   | CNIE                | CMIE                  | MI2C1IE    | SI2C1IE       | 0000          |
| IEC2        | 0098        | _      | DMA4IE | PMPIE                   |        |         |                            | _          | _                   | —     | —                     |             | DMA3IE   | C1IE <sup>(1)</sup> | C1RXIE <sup>(1)</sup> | SPI2IE     | SPI2EIE       | 0000          |
| IEC3        | 009A        | —      | RTCIE  | DMA5IE                  |        | _       |                            | —          | _                   | —     | —                     |             | —        | —                   | _                     | —          | _             | 0000          |
| IEC4        | 009C        | —      | _      | _                       |        | _       |                            | —          | _                   | —     | C1TXIE <sup>(1)</sup> | DMA7IE      | DMA6IE   | CRCIE               | U2EIE                 | U1EIE      | —             | 0000          |
| IPC0        | 00A4        | —      | -      | T1IP<2:0>               |        | _       | Ŭ                          | OC1IP<2:0  | >                   | —     |                       | IC1IP<2:0>  |          | —                   | IN                    | IT0IP<2:0> |               | 4444          |
| IPC1        | 00A6        | —      | -      | T2IP<2:0>               |        | —       | Ú                          | OC2IP<2:0  | >                   | _     |                       | IC2IP<2:0>  |          | —                   | DN                    | /A0IP<2:0  | >             | 4444          |
| IPC2        | 00A8        | —      | U      | 1RXIP<2:0:              | >      | _       |                            | SPI1IP<2:0 | >                   | —     |                       | SPI1EIP<2:0 | >        | —                   | Т                     | [31P<2:0>  |               | 4444          |
| IPC3        | 00AA        | —      | _      | _                       |        | _       | Ľ                          | MA1IP<2:   | 0>                  | —     |                       | AD1IP<2:0>  | •        | —                   | U                     | ITXIP<2:0: | >             | 0444          |
| IPC4        | 00AC        | —      | (      | CNIP<2:0>               |        | _       |                            | CMIP<2:0:  | >                   | —     |                       | MI2C1IP<2:0 | >        | —                   | SI                    | 2C1IP<2:0  | >             | 4444          |
| IPC5        | 00AE        | _      | l.     | C8IP<2:0>               |        | _       |                            | IC7IP<2:0; | >                   | _     | —                     | -           | —        | —                   | IN                    | IT1IP<2:0> |               | 4404          |
| IPC6        | 00B0        | _      | -      | T4IP<2:0>               |        | _       | (                          | OC4IP<2:0  | >                   | _     |                       | OC3IP<2:0>  | <b>`</b> | —                   | DN                    | /A2IP<2:0  | >             | 4444          |
| IPC7        | 00B2        | _      | U      | 2TXIP<2:0;              | >      | _       | ι                          | J2RXIP<2:0 | )>                  | _     |                       | INT2IP<2:0> | >        | —                   | Т                     | [5IP<2:0>  |               | 4444          |
| IPC8        | 00B4        | _      | С      | 1IP<2:0> <sup>(1)</sup> | )      | _       | C                          | 1RXIP<2:0: | <sub>&gt;</sub> (1) | _     |                       | SPI2IP<2:0> | >        | —                   | SF                    | PI2EIP<2:0 | >             | 4444          |
| IPC9        | 00B6        | _      | _      | —                       | -      | _       |                            |            |                     | _     | —                     | -           | —        | —                   | DN                    | //A3IP<2:0 | >             | 0004          |
| IPC11       | 00BA        | _      | _      | —                       | -      | _       | DMA4IP<2:0>                |            |                     | _     |                       | PMPIP<2:0>  | >        | —                   | —                     | _          | —             | 0440          |
| IPC15       | 00C2        | _      | _      | —                       | -      | _       | RTCIP<2:0>                 |            |                     | _     |                       | DMA5IP<2:0  | >        | —                   | —                     | _          | —             | 0440          |
| IPC16       | 00C4        | _      | С      | RCIP<2:0>               | •      | _       | U2EIP<2:0>                 |            |                     | _     |                       | U1EIP<2:0>  | •        | —                   | —                     | _          | —             | 4440          |
| IPC17       | 00C6        | _      | —      | _                       | -      | —       | C1TXIP<2:0> <sup>(1)</sup> |            |                     | _     |                       | DMA7IP<2:0  | >        | —                   | DN                    | /A6IP<2:0  | >             | 0444          |
| INTTREG     | 00E0        | _      | _      | —                       | -      |         | ILR<                       | 3:0>       |                     | _     |                       |             | VE       | CNUM<6:0>           |                       |            |               | 4444          |

 IPC17
 00C6

 INTTREG
 00E0

 Legend:
 x = 1

 Note
 1:
 Inter

gend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

ote 1: Interrupts disabled on devices without ECAN™ modules.

DS70293E-page 32

#### TABLE 4-5: TIMER REGISTER MAP

| 0        |
|----------|
| 201      |
| 2        |
| <u> </u> |
| Σ        |
| lic      |
| icroch   |
| õ        |
| ≓        |
| Ο.       |
| Ē        |
| č        |
| F        |
| lolog    |
| 0        |
| g        |
| 2        |
| D        |
| 9        |

| SFR<br>Name | SFR<br>Addr | Bit 15     | Bit 14            | Bit 13 | Bit 12     | Bit 11 | Bit 10 | Bit 9        | Bit 8        | Bit 7          | Bit 6        | Bit 5 | Bit 4  | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|-------------|-------------|------------|-------------------|--------|------------|--------|--------|--------------|--------------|----------------|--------------|-------|--------|-------|-------|-------|-------|---------------|
| TMR1        | 0100        |            |                   |        |            |        |        |              | Timer1       | Register       |              |       |        |       |       |       |       | 0000          |
| PR1         | 0102        |            |                   |        |            |        |        |              | Period F     | Register 1     |              |       |        |       |       |       |       | FFFF          |
| T1CON       | 0104        | TON        | _                 | TSIDL  | —          | _      | _      | _            | _            | _              | TGATE        | TCKP  | S<1:0> | _     | TSYNC | TCS   |       | 0000          |
| TMR2        | 0106        |            |                   |        |            |        |        |              | Timer2       | Register       |              |       |        |       |       |       |       | 0000          |
| TMR3HLD     | 0108        |            |                   |        |            |        | Tin    | ner3 Holding | Register (fo | r 32-bit timei | operations o | only) |        |       |       |       |       | xxxx          |
| TMR3        | 010A        |            |                   |        |            |        |        |              | Timer3       | Register       |              |       |        |       |       |       |       | 0000          |
| PR2         | 010C        |            | Period Register 2 |        |            |        |        |              |              |                |              |       |        |       |       |       |       | FFFF          |
| PR3         | 010E        |            | Period Register 3 |        |            |        |        |              |              |                |              |       |        |       |       |       |       | FFFF          |
| T2CON       | 0110        | TON        | _                 | TSIDL  | _          | _      | _      | _            | _            | _              | TGATE        | TCKP  | S<1:0> | T32   | _     | TCS   | _     | 0000          |
| T3CON       | 0112        | TON        | _                 | TSIDL  | _          | _      | _      | _            | _            | _              | TGATE        | TCKP  | S<1:0> | _     | _     | TCS   | _     | 0000          |
| TMR4        | 0114        |            |                   |        |            |        |        |              | Timer4       | Register       |              |       |        |       |       |       |       | 0000          |
| TMR5HLD     | 0116        |            |                   |        |            |        | Tin    | ner5 Holding | Register (fo | r 32-bit timei | operations o | only) |        |       |       |       |       | xxxx          |
| TMR5        | 0118        |            |                   |        |            |        |        |              | Timer5       | Register       |              |       |        |       |       |       |       | 0000          |
| PR4         | 011A        |            |                   |        |            |        |        |              | Period F     | Register 4     |              |       |        |       |       |       |       | FFFF          |
| PR5         | 011C        |            |                   |        |            |        |        |              | Period F     | Register 5     |              |       |        |       |       |       |       | FFFF          |
| T4CON       | 011E        | TON        | _                 | TSIDL  | _          | _      | _      | _            | _            | _              | TGATE        | TCKP  | S<1:0> | T32   | _     | TCS   | _     | 0000          |
| T5CON       | 0120        | TON        | _                 | TSIDL  | _          |        | _      |              | _            | _              | TGATE        | TCKP  | S<1:0> |       |       | TCS   |       | 0000          |
| Logond      |             | known volu | o on Ponot        |        | lomontod r |        |        | oro obour    | in hovedor   | imal           |              |       |        |       |       |       |       |               |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-6: INPUT CAPTURE REGISTER MAP

| SFR<br>Name | SFR<br>Addr | Bit 15 | Bit 14                   | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8      | Bit 7        | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1    | Bit 0 | All<br>Resets |
|-------------|-------------|--------|--------------------------|--------|--------|--------|--------|-------|------------|--------------|-------|-------|-------|-------|-------|----------|-------|---------------|
| IC1BUF      | 0140        |        |                          |        |        |        |        |       | Input 1 Ca | pture Regist | er    |       |       |       |       |          |       | xxxx          |
| IC1CON      | 0142        | —      | _                        | ICSIDL |        | —      | _      | —     | —          | ICTMR        | ICI<  | 1:0>  | ICOV  | ICBNE |       | ICM<2:0> |       | 0000          |
| IC2BUF      | 0144        |        | Input 2 Capture Register |        |        |        |        |       |            |              |       |       |       |       | xxxx  |          |       |               |
| IC2CON      | 0146        | —      | _                        | ICSIDL |        | —      |        | —     | —          | ICTMR        | ICI<  | 1:0>  | ICOV  | ICBNE |       | ICM<2:0> |       | 0000          |
| IC7BUF      | 0158        |        |                          |        |        |        |        |       | Input 7 Ca | pture Regist | er    |       |       |       |       |          |       | xxxx          |
| IC7CON      | 015A        | —      | _                        | ICSIDL |        | —      |        | —     | —          | ICTMR        | ICI<  | 1:0>  | ICOV  | ICBNE |       | ICM<2:0> |       | 0000          |
| IC8BUF      | 015C        |        |                          |        |        |        |        |       |            |              |       |       |       |       | xxxx  |          |       |               |
| IC8CON      | 015E        | _      | _                        | ICSIDL |        | -      |        | -     | -          | ICTMR        | ICI<  | 1:0>  | ICOV  | ICBNE |       | ICM<2:0> |       | 0000          |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-7: OUTPUT COMPARE REGISTER MAP

| SFR Name | SFR<br>Addr | Bit 15    | Bit 14                    | Bit 13    | Bit 12   | Bit 11     | Bit 10     | Bit 9       | Bit 8       | Bit 7       | Bit 6        | Bit 5 | Bit 4 | Bit 3  | Bit 2 | Bit 1    | Bit 0 | All<br>Resets |
|----------|-------------|-----------|---------------------------|-----------|----------|------------|------------|-------------|-------------|-------------|--------------|-------|-------|--------|-------|----------|-------|---------------|
| OC1RS    | 0180        |           |                           |           |          |            |            | Ou          | tput Compar | e 1 Seconda | ary Register |       |       |        |       |          |       | xxxx          |
| OC1R     | 0182        |           |                           |           |          |            |            |             | Output Co   | ompare 1 Re | gister       |       |       |        |       |          |       | xxxx          |
| OC1CON   | 0184        |           | —                         | OCSIDL    | _        | _          |            | —           | —           | —           | _            | _     | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000          |
| OC2RS    | 0186        |           |                           |           |          |            |            | Ou          | tput Compar | e 2 Seconda | ary Register |       |       |        |       |          |       | xxxx          |
| OC2R     | 0188        |           | Output Compare 2 Register |           |          |            |            |             |             |             |              |       |       |        |       |          |       | xxxx          |
| OC2CON   | 018A        |           |                           |           |          |            |            |             |             |             |              |       |       |        |       |          |       | 0000          |
| OC3RS    | 018C        |           |                           |           |          |            |            | Ou          | tput Compar | e 3 Seconda | ary Register |       |       |        |       |          |       | xxxx          |
| OC3R     | 018E        |           |                           |           |          |            |            |             | Output Co   | ompare 3 Re | gister       |       |       |        |       |          |       | xxxx          |
| OC3CON   | 0190        |           | —                         | OCSIDL    | _        | _          |            | —           | —           | —           | _            | _     | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000          |
| OC4RS    | 0192        |           |                           |           |          |            |            | Ou          | tput Compar | e 4 Seconda | ary Register |       |       |        |       |          |       | xxxx          |
| OC4R     | 0194        |           |                           |           |          |            |            |             | Output Co   | ompare 4 Re | gister       |       |       |        |       |          |       | xxxx          |
| OC4CON   | 0196        |           | —                         | OCSIDL    | _        | _          |            | —           | —           | —           | _            | _     | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000          |
| l egend. | v – unk     | nown valu | e on Reset                | — = unimr | lemented | read as '0 | ' Reset va | luge arg ch | own in heve | decimal     |              |       |       |        |       |          |       | -             |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-8: I2C1 REGISTER MAP

| SFR Name | SFR<br>Addr | Bit 15  | Bit 14 | Bit 13  | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8 | Bit 7                                  | Bit 6 | Bit 5 | Bit 4   | Bit 3    | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |  |  |
|----------|-------------|---------|--------|---------|--------|--------|--------|--------|-------|--|-------|-------|---------|----------|-------|-------|-------|---------------|--|--|
| I2C1RCV  | 0200        | —       |        |         |        | _      |        | —      |       |  |       |       | Receive | Register |       |       |       | 0000          |  |  |
| I2C1TRN  | 0202        | _       | _      | _       | _      | -      | _      | _      | _     | Transmit Register                      |       |       |         |          |       |       |       |               |  |  |
| I2C1BRG  | 0204        | _       | _      | _       | _      | _      | _      | —      |       | Baud Rate Generator Register           |       |       |         |          |       |       |       |               |  |  |
| I2C1CON  | 0206        | I2CEN   | _      | I2CSIDL | SCLREL | IPMIEN | A10M   | DISSLW | SMEN  | GCEN                                   | STREN | ACKDT | ACKEN   | RCEN     | PEN   | RSEN  | SEN   | 1000          |  |  |
| I2C1STAT | 0208        | ACKSTAT | TRSTAT | _       | _      | -      | BCL    | GCSTAT | ADD10 | IWCOL                                  | I2COV | D_A   | Р       | S        | R_W   | RBF   | TBF   | 0000          |  |  |
| I2C1ADD  | 020A        | —       |        | -       | -      | —      |        |        |       | Address Register                       |       |       |         |          |       |       |       |               |  |  |
| I2C1MSK  | 020C        | —       |        |         |        | —      |        |        |       | Address Register Address Mask Register |       |       |         |          |       |       |       |               |  |  |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-9: UART1 REGISTER MAP

| SFR Name | SFR<br>Addr | Bit 15   | Bit 14 | Bit 13   | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8      | Bit 7        | Bit 6   | Bit 5 | Bit 4       | Bit 3        | Bit 2 | Bit 1  | Bit 0 | All<br>Resets |
|----------|-------------|----------|--------|----------|--------|--------|--------|-------|------------|--------------|---------|-------|-------------|--------------|-------|--------|-------|---------------|
| U1MODE   | 0220        | UARTEN   | _      | USIDL    | IREN   | RTSMD  | _      | UEN1  | UEN0       | WAKE         | LPBACK  | ABAUD | URXINV      | BRGH         | PDSE  | _<1:0> | STSEL | 0000          |
| U1STA    | 0222        | UTXISEL1 | UTXINV | UTXISEL0 | _      | UTXBRK | UTXEN  | UTXBF | TRMT       | URXISE       | EL<1:0> | ADDEN | RIDLE       | PERR         | FERR  | OERR   | URXDA | 0110          |
| U1TXREG  | 0224        | _        | _      | _        | _      | _      | _      | _     | UTX8       |              |         | U     | ART Transm  | nit Register |       |        |       | xxxx          |
| U1RXREG  | 0226        | —        | _      | —        | _      | _      | _      | _     | URX8       |              |         | U     | ART Receive | ed Register  |       |        |       | 0000          |
| U1BRG    | 0228        |          |        |          |        |        |        | Bau   | d Rate Ger | erator Presc | aler    |       |             |              |       |        |       | 0000          |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-10: UART2 REGISTER MAP

| SFR Name | SFR<br>Addr | Bit 15   | Bit 14 | Bit 13   | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8   | Bit 7         | Bit 6  | Bit 5 | Bit 4      | Bit 3        | Bit 2 | Bit 1  | Bit 0 | All<br>Resets |
|----------|-------------|----------|--------|----------|--------|--------|--------|-------|---|---------------|--------|-------|------------|--------------|-------|--------|-------|---------------|
| U2MODE   | 0230        | UARTEN   | _      | USIDL    | IREN   | RTSMD  |        | UEN1  | UEN0  | WAKE          | LPBACK | ABAUD | URXINV     | BRGH         | PDSE  | L<1:0> | STSEL | 0000          |
| U2STA    | 0232        | UTXISEL1 | UTXINV | UTXISEL0 | _      | UTXBRK | UTXEN  | UTXBF | TRMT URXISEL<1:0> ADDEN RIDLE PERR FERR OERR URXD |               |        |       |            |              |       |        |       |               |
| U2TXREG  | 0234        | _        | _      | _        | _      | _      | -      | _     | UTX8  |               |        | U     | ART Transm | nit Register |       |        |       | xxxx          |
| U2RXREG  | 0236        | _        | _      | _        | _      | _      | -      | _     | URX8  |               |        | U     | ART Receiv | e Register   |       |        |       | 0000          |
| U2BRG    | 0238        |          |        |          |        |        |        | Bau   | d Rate Ger  | nerator Presc | aler   |       |            |              |       |        |       | 0000          |

Legend:

x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-11: SPI1 REGISTER MAP

| SFR Name | SFR<br>Addr | Bit 15 | Bit 14 | Bit 13  | Bit 12 | Bit 11 | Bit 10 | Bit 9      | Bit 8      | Bit 7        | Bit 6    | Bit 5 | Bit 4 | Bit 3     | Bit 2 | Bit 1  | Bit 0  | All<br>Resets |
|----------|-------------|--------|--------|---------|--------|--------|--------|------------|------------|--------------|----------|-------|-------|-----------|-------|--------|--------|---------------|
| SPI1STAT | 0240        | SPIEN  | _      | SPISIDL | _      | —      | —      | —          | —          | —            | SPIROV   | —     | _     | —         | _     | SPITBF | SPIRBF | 0000          |
| SPI1CON1 | 0242        | _      | _      | _       | DISSCK | DISSDO | MODE16 | SMP        | CKE        | SSEN         | CKP      | MSTEN |       | SPRE<2:0> |       | PPRE   | <1:0>  | 0000          |
| SPI1CON2 | 0244        | FRMEN  | SPIFSD | FRMPOL  | _      | _      | _      | _          | _          | _            | _        | _     | _     | _         | _     | FRMDLY | _      | 0000          |
| SPI1BUF  | 0248        |        |        |         |        |        |        | SPI1 Trans | mit and Re | ceive Buffer | Register |       |       |           |       |        |        | 0000          |

x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

#### TABLE 4-12: SPI2 REGISTER MAP

| SFR Name | SFR<br>Addr | Bit 15 | Bit 14 | Bit 13  | Bit 12 | Bit 11 | Bit 10 | Bit 9      | Bit 8       | Bit 7        | Bit 6    | Bit 5 | Bit 4 | Bit 3     | Bit 2 | Bit 1  | Bit 0  | All<br>Resets |
|----------|-------------|--------|--------|---------|--------|--------|--------|------------|-------------|--------------|----------|-------|-------|-----------|-------|--------|--------|---------------|
| SPI2STAT | 0260        | SPIEN  | _      | SPISIDL | —      | —      | —      | _          | _           | _            | SPIROV   | —     | _     | —         | —     | SPITBF | SPIRBF | 0000          |
| SPI2CON1 | 0262        | _      | _      | _       | DISSCK | DISSDO | MODE16 | SMP        | CKE         | SSEN         | CKP      | MSTEN |       | SPRE<2:0> |       | PPRE   | <1:0>  | 0000          |
| SPI2CON2 | 0264        | FRMEN  | SPIFSD | FRMPOL  | _      | _      | _      | _          | _           | _            | _        | —     | _     | _         | —     | FRMDLY | _      | 0000          |
| SPI2BUF  | 0268        |        |        |         |        |        |        | SPI2 Trans | mit and Red | ceive Buffer | Register |       |       |           |       |        |        | 0000          |

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

#### TABLE 4-13: ADC1 REGISTER MAP FOR PIC24HJ64GP202/502, PIC24HJ128GP202/502 AND PIC24HJ32GP302

| File Name | Addr | Bit 15    | Bit 14            | Bit 13 | Bit 12     | Bit 11 | Bit 10               | Bit 9 | Bit 8  | Bit 7     | Bit 6 | Bit 5               | Bit 4                    | Bit 3  | Bit 2 | Bit 1   | Bit 0 | All<br>Resets |
|-----------|------|-----------|-------------------|--------|------------|--------|----------------------|-------|--------|-----------|-------|---------------------|--------------------------|--------|-------|---------|-------|---------------|
| ADC1BUF0  | 0300 |           | ADC Data Buffer 0 |        |            |        |                      |       |        |           |       |                     |                          |        |       |         |       | xxxx          |
| AD1CON1   | 0320 | ADON      | _                 | ADSIDL | ADDMABM    | _      | AD12B                | FOR   | M<1:0> | SSRC<2:0> |       |                     | —                        | SIMSAM | ASAM  | SAMP    | DONE  | 0000          |
| AD1CON2   | 0322 | VCFG<2:0> |                   |        | _          | _      | CSCNA                | CHP   | S<1:0> | BUFS      | _     | SMPI<3:0> BUFM ALTS |                          |        | ALTS  | 0000    |       |               |
| AD1CON3   | 0324 | ADRC      | _                 | —      |            | S      | AMC<4:0>             |       |        | ADCS<7:0> |       |                     |                          |        |       |         |       | 0000          |
| AD1CHS123 | 0326 |           | _                 | —      | _          | _      | CH123NB<1:0> CH123SB |       |        | -         | _     | _                   | — — CH123NA<1:0> CH123SA |        |       | CH123SA | 0000  |               |
| AD1CHS0   | 0328 | CH0NB     | _                 | —      | CH0SB<4:0> |        |                      |       |        | CH0NA     | _     | _                   | CH0SA<4:0>               |        |       |         |       | 0000          |
| AD1PCFGL  | 032C |           | _                 | —      | PCFG12     | PCFG11 | PCFG10               | PCFG9 | _      | -         | _     | PCFG5               | PCFG4                    | PCFG3  | PCFG2 | PCFG1   | PCFG0 | 0000          |
| AD1CSSL   | 0330 |           | _                 | —      | CSS12      | CSS11  | CSS10                | CSS9  | _      | -         | _     | CSS5                | CSS4                     | CSS3   | CSS2  | CSS1    | CSS0  | 0000          |
| AD1CON4   | 0332 | _         | -                 | _      | _          | _      | _                    | _     | _      | _         | _     | _                   | _                        |        | [     | 0>      | 0000  |               |

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-14: ADC1 REGISTER MAP FOR PIC24HJ64GP204/504, PIC24HJ128GP204/504 AND PIC24HJ32GP304

| File Name | Addr | Bit 15    | Bit 14            | Bit 13 | Bit 12     | Bit 11 | Bit 10               | Bit 9          | Bit 8  | Bit 7 | Bit 6     | Bit 5 | Bit 4      | Bit 3  | Bit 2   | Bit 1   | Bit 0 | All<br>Resets |
|-----------|------|-----------|-------------------|--------|------------|--------|----------------------|----------------|--------|-------|-----------|-------|------------|--------|---------|---------|-------|---------------|
| ADC1BUF0  | 0300 |           | ADC Data Buffer 0 |        |            |        |                      |                |        |       |           |       |            |        |         |         |       | xxxx          |
| AD1CON1   | 0320 | ADON      | —                 | ADSIDL | ADDMABM    | _      | AD12B                | D12B FORM<1:0> |        |       | SSRC<2:0> |       |            | SIMSAM | ASAM    | SAMP    | DONE  | 0000          |
| AD1CON2   | 0322 | VCFG<2:0> |                   |        | _          | _      | CSCNA                | CHP            | S<1:0> | BUFS  | _         |       | SMPI<3:0>  |        |         | BUFM    | ALTS  | 0000          |
| AD1CON3   | 0324 | ADRC      | _                 | —      | SAMC<4:0>  |        |                      |                |        |       | ADCS<7:0> |       |            |        |         |         |       |               |
| AD1CHS123 | 0326 | —         | _                 | —      | —          | —      | CH123NB<1:0> CH123SB |                |        | —     | _         | _     | _          | CH123N | NA<1:0> | CH123SA | 0000  |               |
| AD1CHS0   | 0328 | CH0NB     | _                 | —      | CH0SB<4:0> |        |                      |                |        | CH0NA | _         | _     | CH0SA<4:0> |        |         |         |       | 0000          |
| AD1PCFGL  | 032C | _         | _                 | —      | PCFG12     | PCFG11 | PCFG10               | PCFG9          | PCFG8  | PCFG7 | PCFG6     | PCFG5 | PCFG4      | PCFG3  | PCFG2   | PCFG1   | PCFG0 | 0000          |
| AD1CSSL   | 0330 | _         | _                 | —      | CSS12      | CSS11  | CSS10                | CSS9           | CSS8   | CSS7  | CSS6      | CSS5  | CSS4       | CSS3   | CSS2    | CSS1    | CSS0  | 0000          |
| AD1CON4   | 0332 | —         | _                 | —      | —          | —      | _                    |                | _      |       | —         | _     |            | _      | [       | 0>      | 0000  |               |

Legend: x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-15: DMA REGISTER MAP

| File Name Add | Bit 15      | Bit 14                              | Bit 13       | Bit 12     | Bit 11      | Bit 10     | Bit 9 | Bit 8 | Bit 7    | Bit 6 | Bit 5 | Bit 4  | Bit 3      | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|---------------|-------------|-------------------------------------|--------------|------------|-------------|------------|-------|-------|----------|-------|-------|--------|------------|-------|-------|-------|---------------|
| DMA0CON 0380  | CHEN        | SIZE                                | DIR          | HALF       | NULLW       | _          | _     | _     | _        | _     | AMOD  | E<1:0> | _          | _     | MODE  | <1:0> | 0000          |
| DMAOREQ 0382  | FORCE       | _                                   | _            | —          | —           | _          | _     | —     |          |       |       | I      | RQSEL<6:0  | >     |       |       | 0000          |
| DMA0STA 0384  |             | •                                   | •            | •          |             |            |       | S     | TA<15:0> | •     |       |        |            |       |       |       | 0000          |
| DMA0STB 0386  |             |                                     |              |            |             |            |       | S     | TB<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA0PAD 0388  |             |                                     |              |            |             |            |       | Р     | AD<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA0CNT 038A  |             | _                                   | _            | —          | —           |            |       |       |          |       | CN1   | <9:0>  |            |       |       |       | 0000          |
| DMA1CON 0380  | CHEN        | SIZE                                | DIR          | HALF       | NULLW       | —          | —     | —     |          | —     | AMOD  | E<1:0> | _          | _     | MODE  | <1:0> | 0000          |
| DMA1REQ 038E  | FORCE       | —                                   | _            | —          | —           | —          | —     | —     |          |       |       | I      | IRQSEL<6:0 | >     |       |       | 0000          |
| DMA1STA 0390  |             |                                     |              |            |             |            |       | S     | TA<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA1STB 0392  |             |                                     |              |            |             |            |       | S     | TB<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA1PAD 0394  |             |                                     |              |            |             |            |       | Р     | AD<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA1CNT 0396  | _           | —                                   | _            | —          | —           | —          |       |       |          |       | CN1   | <9:0>  |            |       |       |       | 0000          |
| DMA2CON 0398  | CHEN        | SIZE                                | DIR          | HALF       | NULLW       | —          | —     | —     |          | —     | AMOD  | E<1:0> | _          | _     | MODE  | <1:0> | 0000          |
| DMA2REQ 039A  | FORCE       | —                                   | _            | —          | —           | —          | —     | —     |          |       |       | I      | IRQSEL<6:0 | >     |       |       | 0000          |
| DMA2STA 0390  |             |                                     |              |            |             |            |       | S     | TA<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA2STB 039E  |             |                                     |              |            |             |            |       | S     | TB<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA2PAD 03A0  |             | STA<15:0><br>STB<15:0><br>PAD<15:0> |              |            |             |            |       |       |          |       |       |        |            |       |       |       | 0000          |
| DMA2CNT 03A2  | _           | —                                   | _            | —          | —           | —          |       |       |          |       | CN1   | <9:0>  |            |       |       |       | 0000          |
| DMA3CON 03A4  | CHEN        | SIZE                                | DIR          | HALF       | NULLW       | —          | —     | —     |          | —     | AMOD  | E<1:0> | _          | _     | MODE  | <1:0> | 0000          |
| DMA3REQ 03A6  | FORCE       | —                                   | _            | —          | —           | —          | —     | —     |          |       |       | I      | IRQSEL<6:0 | >     |       |       | 0000          |
| DMA3STA 03A8  |             |                                     |              |            |             |            |       | S     | TA<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA3STB 03AA  |             |                                     |              |            |             |            |       | S     | TB<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA3PAD 03A0  | :           |                                     |              |            |             |            |       | Р     | AD<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA3CNT 03AE  | _           | —                                   | _            | —          | —           | —          |       |       |          |       | CN1   | <9:0>  |            |       |       |       | 0000          |
| DMA4CON 03B0  | CHEN        | SIZE                                | DIR          | HALF       | NULLW       | —          | —     | —     |          | —     | AMOD  | E<1:0> | _          | _     | MODE  | <1:0> | 0000          |
| DMA4REQ 03B2  | FORCE       | —                                   | _            | —          | —           | —          | —     | —     |          |       |       | I      | IRQSEL<6:0 | >     |       |       | 0000          |
| DMA4STA 03B4  |             |                                     |              |            |             |            |       | S     | TA<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA4STB 03B6  |             |                                     |              |            |             |            |       | S     | TB<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA4PAD 03B8  |             |                                     |              |            |             |            |       | Р     | AD<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA4CNT 03BA  | —           | —                                   | _            | —          | —           | —          |       |       |          |       | CN1   | <9:0>  |            |       |       |       | 0000          |
| DMA5CON 03BC  | CHEN        | SIZE                                | DIR          | HALF       | NULLW       | _          | -     |       |          | —     | AMOD  | E<1:0> | —          | —     | MODE  | <1:0> | 0000          |
| DMA5REQ 03BE  | FORCE       | —                                   | _            | _          | —           |            | _     | _     | _        |       |       |        | IRQSEL<6:0 | >     |       |       | 0000          |
| DMA5STA 03C0  |             |                                     |              |            |             |            |       | S     | TA<15:0> |       |       |        |            |       |       |       | 0000          |
| DMA5STB 03C2  |             |                                     |              |            |             |            |       | S     | TB<15:0> |       |       |        |            |       |       |       | 0000          |
| Legend: — =   | unimplement | ted, read as                        | s '0'. Reset | values are | shown in he | xadecimal. |       |       |          |       |       |        |            |       |       |       |               |

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

| TABLE 4   | -15: | DMA F  | REGIST | ER MA  | P (CON | TINUED | )      |        |        |           |        |        |        |           |        |        |        |   |
|-----------|------|--------|--------|--------|--------|--------|--------|--------|--------|-----------|--------|--------|--------|-----------|--------|--------|--------|---|
| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8  | Bit 7     | Bit 6  | Bit 5  | Bit 4  | Bit 3     | Bit 2  | Bit 1  | Bit 0  | F |
| DMA5PAD   | 03C4 |        |        | •      |        |        | •      | •      | P      | AD<15:0>  |        |        |        | •         |        | •      |        | F |
| DMA5CNT   | 03C6 | _      | —      | —      | _      | _      |        |        |        |           |        | CN     | <9:0>  |           |        |        |        |   |
| DMA6CON   | 03C8 | CHEN   | SIZE   | DIR    | HALF   | NULLW  |        | —      | —      | _         | _      | AMOD   | E<1:0> | _         | _      | MODE   | <1:0>  |   |
| DMA6REQ   | 03CA | FORCE  | _      | _      | —      | _      |        | —      | _      | —         |        |        | I      | RQSEL<6:0 | >      |        |        |   |
| DMA6STA   | 03CC |        |        |        |        |        |        |        | S      | STA<15:0> |        |        |        |           |        |        |        |   |
| DMA6STB   | 03CE |        |        |        |        |        |        |        | S      | TB<15:0>  |        |        |        |           |        |        |        |   |
| DMA6PAD   | 03D0 |        |        |        |        |        |        |        | P      | AD<15:0>  |        |        |        |           |        |        |        |   |
| DMA6CNT   | 03D2 | _      | _      | _      | _      | _      | _      |        |        |           |        | CN     | <9:0>  |           |        |        |        |   |
| DMA7CON   | 03D4 | CHEN   | SIZE   | DIR    | HALF   | NULLW  | _      | —      | _      | —         | —      | AMOD   | E<1:0> | —         | —      | MODE   | <1:0>  |   |
| DMA7REQ   | 03D6 | FORCE  |        | —      | _      | _      | _      | —      | _      | _         |        |        | I      | RQSEL<6:0 | >      |        |        |   |
| DMA7STA   | 03D8 |        |        |        |        |        |        |        | S      | STA<15:0> |        |        |        |           |        |        |        |   |
| DMA7STB   | 03DA |        |        |        |        |        |        |        | S      | TB<15:0>  |        |        |        |           |        |        |        |   |
| DMA7PAD   | 03DC |        |        |        |        |        |        |        | P      | AD<15:0>  |        |        |        |           |        |        |        |   |
| DMA7CNT   | 03DE | —      |        | —      | _      | _      | _      |        |        |           |        | CN     | <9:0>  |           |        |        |        |   |
| DMACS0    | 03E0 | PWCOL7 | PWCOL6 | PWCOL5 | PWCOL4 | PWCOL3 | PWCOL2 | PWCOL1 | PWCOL0 | XWCOL7    | XWCOL6 | XWCOL5 | XWCOL4 | XWCOL3    | XWCOL2 | XWCOL1 | XWCOL0 |   |
| DMACS1    | 03E2 | —      |        | —      | _      |        | LSTCH  | H<3:0> |        | PPST7     | PPST6  | PPST5  | PPST4  | PPST3     | PPST2  | PPST1  | PPST0  |   |
| DSADR     | 03E4 |        |        |        |        |        |        |        | DS     | ADR<15:0> |        |        |        |           |        |        |        |   |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

All Resets

| File Name  | Addr | Bit 15  | Bit 14   | Bit 13  | Bit 12  | Bit 11  | Bit 10                | Bit 9    | Bit 8   | Bit 7    | Bit 6     | Bit 5  | Bit 4   | Bit 3       | Bit 2    | Bit 1    | Bit 0  | All<br>Resets |
|------------|------|---------|----------|---------|---------|---------|-----------------------|----------|---------|----------|-----------|--------|---------|-------------|----------|----------|--------|---------------|
| C1CTRL1    | 0400 | _       | _        | CSIDL   | ABAT    | _       | R                     | EQOP<2:0 | )>      | OPN      | /ODE<2:0: | >      | _       | CANCAP      | _        | _        | WIN    | 0480          |
| C1CTRL2    | 0402 | _       | _        | _       | —       | _       | —                     | —        | —       | —        | _         | _      |         | DI          | NCNT<4:0 | >        |        | 0000          |
| C1VEC      | 0404 | _       | _        | _       |         | F       | ILHIT<4:0>            |          |         | —        |           |        | I       | CODE<6:0>   | >        |          |        | 0000          |
| C1FCTRL    | 0406 | C       | MABS<2:0 | >       | _       | _       | _                     | —        | —       | _        | _         | _      |         |             | FSA<4:0> |          |        | 0000          |
| C1FIFO     | 0408 |         | _        |         |         | FBP<    | 5:0>                  | •        | •       | _        | _         |        |         | <b>FNRB</b> | <5:0>    |          |        | 0000          |
| C1INTF     | 040A |         |          | TXBO    | TXBP    | RXBP    | TXWAR                 | RXWAR    | EWARN   | IVRIF    | WAKIF     | ERRIF  | _       | FIFOIF      | RBOVIF   | RBIF     | TBIF   | 0000          |
| C1INTE     | 040C | _       | _        | _       | —       | _       |                       |          |         |          | WAKIE     | ERRIE  | —       | FIFOIE      | RBOVIE   | RBIE     | TBIE   | 0000          |
| C1EC       | 040E |         |          |         | TERRCN  | T<7:0>  |                       |          |         |          |           |        | RERRCN  | T<7:0>      |          |          |        | 0000          |
| C1CFG1     | 0410 |         | _        | _       | _       | _       | _                     | —        | —       | SJW<1    | :0>       |        |         | BRP<        | :5:0>    |          |        | 0000          |
| C1CFG2     | 0412 |         | WAKFIL   | _       | _       |         | SE                    | G2PH<2:0 | )>      | SEG2PHTS | SAM       | S      | EG1PH<2 | :0>         | P        | RSEG<2:0 | )>     | 0000          |
| C1FEN1     | 0414 | FLTEN15 | FLTEN14  | FLTEN13 | FLTEN12 | FLTEN11 | FLTEN10               | FLTEN9   | FLTEN8  | FLTEN7   | FLTEN6    | FLTEN5 | FLTEN4  | FLTEN3      | FLTEN2   | FLTEN1   | FLTEN0 | FFFF          |
| C1FMSKSEL1 | 0418 | F7MSł   | <<1:0>   | F6MSł   | <<1:0>  | F5MSI   | F5MSK<1:0> F4MSK<1:0> |          |         |          | :1:0>     | F2MSk  | <1:0>   | F1MSk       | <1:0>    | F0MS     | K<1:0> | 0000          |
| C1FMSKSEL2 | 041A | F15MS   | K<1:0>   | F14MS   | K<1:0>  | F13MS   | SK<1:0>               | F12MS    | SK<1:0> | F11MSK   | <1:0>     | F10MS  | K<1:0>  | F9MSk       | <<1:0>   | F8MS     | K<1:0> | 0000          |

#### TABLE 4-16: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504)

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-17: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504)

| File Name | Addr          | Bit 15  | Bit 14             | Bit 13  | Bit 12  | Bit 11  | Bit 10  | Bit 9   | Bit 8        | Bit 7     | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   | All<br>Resets |
|-----------|---------------|---------|--------------------|---------|---------|---------|---------|---------|--------------|-----------|---------|---------|---------|---------|---------|---------|---------|---------------|
|           | 0400-<br>041E |         |                    |         |         |         |         | See     | e definition | when WIN  | = x     |         |         |         |         |         |         |               |
| C1RXFUL1  | 0420          | RXFUL15 | RXFUL14            | RXFUL13 | RXFUL12 | RXFUL11 | RXFUL10 | RXFUL9  | RXFUL8       | RXFUL7    | RXFUL6  | RXFUL5  | RXFUL4  | RXFUL3  | RXFUL2  | RXFUL1  | RXFUL0  | 0000          |
| C1RXFUL2  | 0422          | RXFUL31 | RXFUL30            | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24      | RXFUL23   | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 | 0000          |
| C1RXOVF1  | 0428          | RXOVF15 | RXOVF14            | RXOVF13 | RXOVF12 | RXOVF11 | RXOVF10 | RXOVF9  | RXOVF8       | RXOVF7    | RXOVF6  | RXOVF5  | RXOVF4  | RXOVF3  | RXOVF2  | RXOVF1  | RXOVF0  | 0000          |
| C1RXOVF2  | 042A          | RXOVF31 | RXOVF30            | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24      | RXOVF23   | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 | 0000          |
| C1TR01CON | 0430          | TXEN1   | TXABT1             | TXLARB1 | TXERR1  | TXREQ1  | RTREN1  | TX1PF   | RI<1:0>      | TXEN0     | TXABT0  | TXLARB0 | TXERR0  | TXREQ0  | RTREN0  | TX0PF   | RI<1:0> | 0000          |
| C1TR23CON | 0432          | TXEN3   | TXABT3             | TXLARB3 | TXERR3  | TXREQ3  | RTREN3  | TX3PF   | RI<1:0>      | TXEN2     | TXABT2  | TXLARB2 | TXERR2  | TXREQ2  | RTREN2  | TX2PF   | RI<1:0> | 0000          |
| C1TR45CON | 0434          | TXEN5   | TXABT5             | TXLARB5 | TXERR5  | TXREQ5  | RTREN5  | TX5PF   | RI<1:0>      | TXEN4     | TXABT4  | TXLARB4 | TXERR4  | TXREQ4  | RTREN4  | TX4PF   | RI<1:0> | 0000          |
| C1TR67CON | 0436          | TXEN7   | TXABT7             | TXLARB7 | TXERR7  | TXREQ7  | RTREN7  | TX7PF   | RI<1:0>      | TXEN6     | TXABT6  | TXLARB6 | TXERR6  | TXREQ6  | RTREN6  | TX6PF   | RI<1:0> | 0000          |
| C1RXD     | 0440          |         | Received Data Word |         |         |         |         |         |              |           |         |         |         |         | xxxx    |         |         |               |
| C1TXD     | 0442          |         |                    |         |         |         |         |         | Transmit I   | Data Word |         |         |         |         |         |         |         | xxxx          |

Legend:

DS70293E-page 39

d: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

| File Name  | Addr          | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8       | Bit 7       | Bit 6    | Bit 5  | Bit 4 | Bit 3 | Bit 2 | Bit 1               | Bit 0  | All<br>Resets |
|------------|---------------|--------|--------|--------|--------|--------|--------|--------|-------------|-------------|----------|--------|-------|-------|-------|---------------------|--------|---------------|
|            | 0400-<br>041E |        |        |        |        |        |        |        | See definit | tion when V | VIN = x  |        |       |       |       |                     |        |               |
| C1BUFPNT1  | 0420          |        | F3BF   | P<3:0> |        |        | F2BI   | P<3:0> |             |             | F1BP     | <3:0>  |       |       | F0BP  | <3:0>               |        | 0000          |
| C1BUFPNT2  | 0422          |        | F7BF   | P<3:0> |        |        | F6BI   | P<3:0> |             |             | F5BP     | <3:0>  |       |       | F4BP  | <3:0>               |        | 0000          |
| C1BUFPNT3  | 0424          |        | F11B   | P<3:0> |        |        | F10B   | P<3:0> |             |             | F9BP     | <3:0>  |       |       | F8BP  | <3:0>               |        | 0000          |
| C1BUFPNT4  | 0426          |        | F15BI  | P<3:0> |        |        | F14B   | P<3:0> |             |             | F13BF    | °<3:0> |       |       | F12BF | <b>?&lt;3:0&gt;</b> |        | 0000          |
| C1RXM0SID  | 0430          |        |        |        | SID<   | 10:3>  |        |        |             |             | SID<2:0> |        | _     | MIDE  | —     | EID<                | 17:16> | xxxx          |
| C1RXM0EID  | 0432          |        |        |        | EID<   | :15:8> |        |        |             |             |          |        | EID<  | 7:0>  |       |                     |        | xxxx          |
| C1RXM1SID  | 0434          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | _     | MIDE  | —     | EID<                | 17:16> | xxxx          |
| C1RXM1EID  | 0436          |        |        |        | EID<   | :15:8> |        |        |             |             |          |        | EID<  | 7:0>  |       |                     |        | xxxx          |
| C1RXM2SID  | 0438          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | _     | MIDE  | —     | EID<                | 17:16> | xxxx          |
| C1RXM2EID  | 043A          |        |        |        | EID<   | 15:8>  |        |        |             |             |          |        | EID<  | 7:0>  |       |                     |        | xxxx          |
| C1RXF0SID  | 0440          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | —     | EXIDE | _     | EID<                | 17:16> | xxxx          |
| C1RXF0EID  | 0442          |        |        |        | EID<   | :15:8> |        |        |             |             |          |        | EID<  | 7:0>  |       |                     |        | xxxx          |
| C1RXF1SID  | 0444          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | _     | EXIDE | _     | EID<                | 17:16> | xxxx          |
| C1RXF1EID  | 0446          |        |        |        | EID<   | :15:8> |        |        |             |             |          |        | EID<  | 7:0>  |       |                     |        | xxxx          |
| C1RXF2SID  | 0448          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | —     | EXIDE | —     | EID<                | 17:16> | xxxx          |
| C1RXF2EID  | 044A          |        |        |        | EID<   | 15:8>  |        |        |             |             |          |        | EID<  | 7:0>  |       |                     |        | xxxx          |
| C1RXF3SID  | 044C          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | _     | EXIDE | —     | EID<                | 17:16> | xxxx          |
| C1RXF3EID  | 044E          |        |        |        | EID<   | 15:8>  |        |        |             |             |          |        | EID<  | 7:0>  |       |                     |        | xxxx          |
| C1RXF4SID  | 0450          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | _     | EXIDE | —     | EID<                | 17:16> | xxxx          |
| C1RXF4EID  | 0452          |        |        |        | EID<   | :15:8> |        |        |             |             |          |        | EID<  | 7:0>  |       | _                   |        | xxxx          |
| C1RXF5SID  | 0454          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | —     | EXIDE | —     | EID<                | 17:16> | xxxx          |
| C1RXF5EID  | 0456          |        |        |        | EID<   | :15:8> |        |        |             |             |          |        | EID<  | 7:0>  |       |                     |        | xxxx          |
| C1RXF6SID  | 0458          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | —     | EXIDE | —     | EID<                | 17:16> | xxxx          |
| C1RXF6EID  | 045A          |        |        |        | EID<   | 15:8>  |        |        |             |             |          |        | EID<  | 7:0>  | •     |                     |        | xxxx          |
| C1RXF7SID  | 045C          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | —     | EXIDE | —     | EID<                | 17:16> | xxxx          |
| C1RXF7EID  | 045E          |        |        |        | EID<   | 15:8>  |        |        |             |             |          |        | EID<  | 7:0>  |       |                     |        | xxxx          |
| C1RXF8SID  | 0460          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | —     | EXIDE | —     | EID<                | 17:16> | xxxx          |
| C1RXF8EID  | 0462          |        |        |        | EID<   | :15:8> |        |        |             |             |          |        | EID<  | 7:0>  |       |                     |        | xxxx          |
| C1RXF9SID  | 0464          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | —     | EXIDE | —     | EID<                | 17:16> | xxxx          |
| C1RXF9EID  | 0466          |        |        |        | EID<   | :15:8> |        |        |             |             |          |        | EID<  | 7:0>  |       |                     |        | xxxx          |
| C1RXF10SID | 0468          |        |        |        | SID<   | :10:3> |        |        |             |             | SID<2:0> |        | —     | EXIDE | —     | EID<                | 17:16> | xxxx          |
| C1RXF10EID | 046A          |        |        |        | EID<   | :15:8> |        |        |             |             |          |        | EID<  | 7:0>  |       |                     |        | xxxx          |

#### A 40. ECANA DECISTED MAD WHEN CACTDLA WIN

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

| TABLE 4-1  | 8: EV | CANTR  | KEGIS I |        |        |        | RL1.W  | IIN = I | FOR PI | C24HJ1 | 286950   | 2/304 AI | ND PICZ | 4HJ04G | P302/30 | J4) (CO | NTINUE | -D)           |
|------------|-------|--------|---------|--------|--------|--------|--------|---------|--------|--------|----------|----------|---------|--------|---------|---------|--------|---------------|
| File Name  | Addr  | Bit 15 | Bit 14  | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9   | Bit 8  | Bit 7  | Bit 6    | Bit 5    | Bit 4   | Bit 3  | Bit 2   | Bit 1   | Bit 0  | All<br>Resets |
| C1RXF11SID | 046C  |        |         |        | SID<   | 10:3>  |        |         |        |        | SID<2:0> |          | —       | EXIDE  | —       | EID<1   | 7:16>  | xxxx          |
| C1RXF11EID | 046E  |        |         |        | EID<   | 15:8>  |        |         |        |        |          |          | EID<    | 7:0>   |         |         |        | xxxx          |
| C1RXF12SID | 0470  |        |         |        | SID<   | 10:3>  |        |         |        |        | SID<2:0> |          | —       | EXIDE  | _       | EID<1   | 7:16>  | xxxx          |
| C1RXF12EID | 0472  |        |         |        | EID<   | 15:8>  |        |         |        |        |          |          | EID<    | 7:0>   |         |         |        | xxxx          |
| C1RXF13SID | 0474  |        |         |        | SID<   | 10:3>  |        |         |        |        | SID<2:0> |          | —       | EXIDE  | _       | EID<1   | 7:16>  | xxxx          |
| C1RXF13EID | 0476  |        |         |        | EID<   | 15:8>  |        |         |        |        |          |          | EID<    | 7:0>   |         |         |        | xxxx          |
| C1RXF14SID | 0478  |        |         |        | SID<   | 10:3>  |        |         |        |        | SID<2:0> |          | —       | EXIDE  | _       | EID<1   | 7:16>  | xxxx          |
| C1RXF14EID | 047A  |        |         |        | EID<   | 15:8>  |        |         |        |        |          |          | EID<    | 7:0>   |         |         |        | xxxx          |
| C1RXF15SID | 047C  |        |         |        | SID<   | 10:3>  |        |         |        |        | SID<2:0> |          | —       | EXIDE  | _       | EID<1   | 7:16>  | xxxx          |
| C1RXF15EID | 047E  |        |         |        | EID<   | 15:8>  |        |         |        |        |          |          | EID<    | 7:0>   |         |         |        | xxxx          |
| 1          |       |        | D (     |        |        |        |        |         |        |        |          |          |         |        |         |         |        |               |

#### TABLE 4-18: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504) (CONTINUED)

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## TABLE 4-19: PERIPHERAL PIN SELECT INPUT REGISTER MAP

| File Name              | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10      | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2      | Bit 1 | Bit 0 | All<br>Resets |
|------------------------|------|--------|--------|--------|--------|--------|-------------|-------|-------|-------|-------|-------|-------|-------|------------|-------|-------|---------------|
| RPINR0                 | 0680 | _      | _      | —      |        |        | INT1R<4:0>  |       |       | _     | _     | _     | _     |       | —          | —     |       | 1F00          |
| RPINR1                 | 0682 | _      | Ι      | _      | -      | -      | _           | _     | _     | _     | _     | _     |       |       | INT2R<4:0: | >     |       | 001F          |
| RPINR3                 | 0686 | _      | Ι      | _      |        |        | T3CKR<4:0>  |       |       | -     |       | _     |       |       | T2CKR<4:0  | >     |       | 1F1F          |
| RPINR4                 | 0688 | _      | Ι      | _      |        |        | T5CKR<4:0>  |       |       | _     | _     | _     |       |       | T4CKR<4:0  | >     |       | 1F1F          |
| RPINR7                 | 068E | _      | Ι      | _      |        |        | IC2R<4:0>   |       |       | _     | _     | _     |       |       | IC1R<4:0>  |       |       | 1F1F          |
| RPINR10                | 0694 | _      | Ι      | _      |        |        | IC8R<4:0>   |       |       | _     | _     | _     |       |       | IC7R<4:0>  | •     |       | 1F1F          |
| RPINR11                | 0696 | _      | Ι      | _      | -      | _      | _           | _     | _     | _     | _     | _     |       |       | OCFAR<4:0  | )>    |       | 001F          |
| RPINR18                | 06A4 | _      | Ι      | _      |        | I      | J1CTSR<4:0: | >     |       | -     |       | _     |       |       | U1RXR<4:0  | )>    |       | 1F1F          |
| RPINR19                | 06A6 | _      | -      | _      |        | I      | J2CTSR<4:0: | >     |       | _     |       | _     |       |       | U2RXR<4:0  | >     |       | 1F1F          |
| RPINR20                | 06A8 | _      | Ι      | _      |        |        | SCK1R<4:0>  |       |       | -     |       | _     |       |       | SDI1R<4:0  | >     |       | 1F1F          |
| RPINR21                | 06AA | _      | Ι      | _      | -      | -      | _           | _     | _     | _     | _     | _     |       |       | SS1R<4:0>  | >     |       | 001F          |
| RPINR22                | 06AC | _      | Ι      | _      |        |        | SCK2R<4:0>  |       |       | -     |       | _     |       |       | SDI2R<4:0  | >     |       | 1F1F          |
| RPINR23                | 06AE | _      | -      | _      | -      |        | -           | _     | -     | _     |       | _     |       |       | SS2R<4:0>  | >     |       | 001F          |
| RPINR26 <sup>(1)</sup> | 06B4 | _      | _      | _      | _      | _      |             | _     | _     | _     |       | _     |       |       | C1RXR<4:0  | >     |       | 001F          |

DS70293E-page 41

nd: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is present for PIC24HJ128GP502/504 and PIC24HJ64GP502/504 devices only.

# TABLE 4-20:PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ128GP202/502, PIC24HJ64GP202/502 AND<br/>PIC24HJ32GP302

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10    | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2      | Bit 1 | Bit 0 | All<br>Resets |
|-----------|------|--------|--------|--------|--------|--------|-----------|-------|-------|-------|-------|-------|-------|-------|------------|-------|-------|---------------|
| RPOR0     | 06C0 |        | _      | —      |        |        | RP1R<4:0> | >     |       | _     | —     | —     |       |       | RP0R<4:0>  |       |       | 0000          |
| RPOR1     | 06C2 | _      | _      | _      |        |        | RP3R<4:0> | >     |       | _     | _     | _     |       |       | RP2R<4:0>  |       |       | 0000          |
| RPOR2     | 06C4 | _      | _      | _      |        |        | RP5R<4:0> | >     |       | _     | _     | _     |       |       | RP4R<4:0>  |       |       | 0000          |
| RPOR3     | 06C6 | _      | _      | _      |        |        | RP7R<4:0> | >     |       | _     | _     | _     |       |       | RP6R<4:0>  |       |       | 0000          |
| RPOR4     | 06C8 | _      | _      | _      |        |        | RP9R<4:0> | >     |       | _     | _     | _     |       |       | RP8R<4:0>  |       |       | 0000          |
| RPOR5     | 06CA | _      | _      | _      |        |        | RP11R<4:0 | >     |       | _     | _     | _     |       | F     | RP10R<4:0> |       |       | 0000          |
| RPOR6     | 06CC | _      | _      | _      |        |        | RP13R<4:0 | >     |       | _     | _     | _     |       | F     | RP12R<4:0> |       |       | 0000          |
| RPOR7     | 06CE | _      | _      | _      |        |        | RP15R<4:0 | >     |       | _     | _     | _     |       | F     | RP14R<4:0> |       |       | 0000          |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-21:PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND<br/>PIC24HJ32GP304

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10    | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2      | Bit 1 | Bit 0 | All<br>Resets |
|-----------|------|--------|--------|--------|--------|--------|-----------|-------|-------|-------|-------|-------|-------|-------|------------|-------|-------|---------------|
| RPOR0     | 06C0 | _      | —      | —      |        |        | RP1R<4:0; | >     |       | _     | _     | _     |       |       | RP0R<4:0>  |       |       | 0000          |
| RPOR1     | 06C2 | _      | _      | _      |        |        | RP3R<4:0; | >     |       | -     | _     | _     |       |       | RP2R<4:0>  |       |       | 0000          |
| RPOR2     | 06C4 | _      | -      | _      |        |        | RP5R<4:0; | >     |       | _     |       | _     |       |       | RP4R<4:0>  |       |       | 0000          |
| RPOR3     | 06C6 | _      | _      | _      |        |        | RP7R<4:0; | >     |       | _     |       | _     |       |       | RP6R<4:0>  |       |       | 0000          |
| RPOR4     | 06C8 |        | _      |        |        |        | RP9R<4:0: | >     |       | _     | _     |       |       |       | RP8R<4:0>  |       |       | 0000          |
| RPOR5     | 06CA |        | _      |        |        |        | RP11R<4:0 | >     |       | _     | _     |       |       |       | RP10R<4:0: |       |       | 0000          |
| RPOR6     | 06CC | _      | _      |        |        |        | RP13R<4:0 | >     |       | _     | _     |       |       |       | RP12R<4:0> | •     |       | 0000          |
| RPOR7     | 06CE | _      | _      | _      |        |        | RP15R<4:0 | >     |       | _     | _     |       |       |       | RP14R<4:0> |       |       | 0000          |
| RPOR8     | 06D0 | _      | _      | _      |        |        | RP17R<4:0 | >     |       | _     | _     | _     |       |       | RP16R<4:0> |       |       | 0000          |
| RPOR9     | 06D2 | _      | _      | _      |        |        | RP19R<4:0 | >     |       | _     | _     | _     |       |       | RP18R<4:0> |       |       | 0000          |
| RPOR10    | 06D4 | _      | _      | _      |        |        | RP21R<4:0 | >     |       | _     | _     |       |       |       | RP20R<4:0> |       |       | 0000          |
| RPOR11    | 06D6 | _      | _      | _      |        |        | RP23R<4:0 | >     |       | _     | _     | _     |       |       | RP22R<4:0> |       |       | 0000          |
| RPOR12    | 06D8 | _      | _      | _      |        |        | RP25R<4:0 | >     |       | _     | _     | _     |       |       | RP24R<4:0> |       |       | 0000          |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-22: PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR PIC24HPIC24HJ128GP202/502, PIC24HJ64GP202/502 AND PIC24HJ32GP302

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12  | Bit 11  | Bit 10 | Bit 9         | Bit 8       | Bit 7          | Bit 6        | Bit 5 | Bit 4 | Bit 3  | Bit 2 | Bit 1 | Bit 0  | All<br>Resets |
|-----------|------|--------|--------|--------|---|---|--------|---------------|-------------|----------------|--------------|-------|-------|--------|-------|-------|--------|---------------|
| PMCON     | 0600 | PMPEN  | —      | PSIDL  | ADRMU   | JX<1:0>   | PTBEEN | PTWREN        | PTRDEN      | CSF1           | CSF0         | ALP   | —     | CS1P   | BEP   | WRSP  | RDSP   | 0000          |
| PMMODE    | 0602 | BUSY   | IRQM   | <1:0>  | INCM  | <1:0>   | MODE16 | MODE          | <1:0>       | WAITE          | 3<1:0>       |       | WAITM | /<3:0> |       | WAITE | =<1:0> | 0000          |
| PMADDR    | 0604 | ADDR15 | CS1    |        |   | ADDR<13:0> Parallel Port Data Quit Register 1 (Buffers 0 and 1) |        |               |             |                |              |       |       |        |       |       |        |               |
| PMDOUT1   | 0604 |        |        |        | Parallel Port Data Out Register 1 (Buffers 0 and 1)   |   |        |               |             |                |              |       |       |        |       |       |        |               |
| PMDOUT2   | 0606 |        |        |        | Parallel Port Data Out Register 1 (Buffers 0 and 1) Parallel Port Data Out Register 2 (Buffers 2 and 3) |   |        |               |             |                |              |       |       |        |       |       |        | 0000          |
| PMDIN1    | 0608 |        |        |        |   |   | I      | Parallel Port | Data In Reg | ister 1 (Buffe | ers 0 and 1) |       |       |        |       |       |        | 0000          |
| PMPDIN2   | 060A |        |        |        |   |   | I      | Parallel Port | Data In Reg | ister 2 (Buffe | ers 2 and 3) |       |       |        |       |       |        | 0000          |
| PMAEN     | 060C | _      | PTEN14 | _      |   |   |        |               |             |                |              |       |       |        |       |       | 0000   |               |
| PMSTAT    | 060E | IBF    | IBOV   | —      | —   | IB3F  | IB2F   | IB1F          | IB0F        | OBE            | OBUF         | _     |       | OB3E   | OB2E  | OB1E  | OB0E   | 008F          |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-23: PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12  | Bit 11   | Bit 10 | Bit 9          | Bit 8        | Bit 7          | Bit 6        | Bit 5 | Bit 4 | Bit 3  | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|-----------|------|--------|--------|--------|---|--|--------|----------------|--------------|----------------|--------------|-------|-------|--------|-------|-------|-------|---------------|
| PMCON     | 0600 | PMPEN  | —      | PSIDL  | ADRMU   | JX<1:0>  | PTBEEN | PTWREN         | PTRDEN       | CSF1           | CSF0         | ALP   | —     | CS1P   | BEP   | WRSP  | RDSP  | 0000          |
| PMMODE    | 0602 | BUSY   | IRQM   | <1:0>  | INCM  | <1:0>  | MODE16 | MODE           | <1:0>        | WAITE          | 3<1:0>       |       | WAIT  | /<3:0> |       | WAITE | <1:0> | 0000          |
| PMADDR    | 0604 | ADDR15 | CS1    |        |   | ADDR<13:0> 0 Parallel Port Data Out Register 1 (Buffers 0 and 1) 0 |        |                |              |                |              |       |       |        |       |       |       |               |
| PMDOUT1   | 0604 |        |        |        | Parallel Port Data Out Register 1 (Buffers 0 and 1) |  |        |                |              |                |              |       |       |        |       |       |       |               |
| PMDOUT2   | 0606 |        |        |        |   |  | P      | arallel Port I | Data Out Reo | gister 2 (Buff | ers 2 and 3) |       |       |        |       |       |       | 0000          |
| PMDIN1    | 0608 |        |        |        |   |  |        | Parallel Port  | Data In Reg  | ister 1 (Buffe | ers 0 and 1) |       |       |        |       |       |       | 0000          |
| PMPDIN2   | 060A |        |        |        |   |  |        | Parallel Port  | Data In Reg  | ister 2 (Buffe | ers 2 and 3) |       |       |        |       |       |       | 0000          |
| PMAEN     | 060C | —      | PTEN14 | _      | _   |  |        |                |              |                |              |       |       |        |       |       |       | 0000          |
| PMSTAT    | 060E | IBF    | IBOV   | —      |   |  |        |                |              |                |              |       |       |        |       | 008F  |       |               |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-24: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13  | Bit 12   | Bit 11  | Bit 10 | Bit 9          | Bit 8         | Bit 7      | Bit 6    | Bit 5 | Bit 4 | Bit 3  | Bit 2 | Bit 1    | Bit 0  | All<br>Resets |
|-----------|------|--------|--------|---------|--|---------|--------|----------------|---------------|------------|----------|-------|-------|--------|-------|----------|--------|---------------|
| ALRMVAL   | 0620 |        |        |         | Alarm Value Register Window based on APTR<1:0> |         |        |                |               |            |          |       |       |        |       |          | xxxx   |               |
| ALCFGRPT  | 0622 | ALRMEN | CHIME  |         | AMASK  | (<3:0>  |        | ALRMP          | ΓR<1:0>       |            |          |       | ARP   | Γ<7:0> |       |          |        | 0000          |
| RTCVAL    | 0624 |        |        |         |  |         | RTCC   | C Value Regist | er Window bas | sed on RTC | PTR<1:0> |       |       |        |       |          |        | xxxx          |
| RCFGCAL   | 0626 | RTCEN  | _      | RTCWREN | RTCSYNC  | HALFSEC | RTCOE  | RTCPT          | R<1:0>        |            |          |       | CAL   | <7:0>  |       |          |        | 0000          |
| PADCFG1   | 02FC | _      | —      | _       | —  | —       | _      | -              | _             | -          | —        | —     | _     | _      | -     | RTSECSEL | PMPTTL | 0000          |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-25: CRC REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10   | Bit 9 | Bit 8       | Bit 7         | Bit 6  | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|-----------|------|--------|--------|--------|--------|--------|----------|-------|-------------|---------------|--------|-------|-------|-------|-------|-------|-------|---------------|
| CRCCON    | 0640 | _      | _      | CSIDL  |        | V      | WORD<4:0 | >     |             | CRCFUL        | CRCMPT |       | CRCGO |       | PLEN  | <3:0> |       | 0000          |
| CRCXOR    | 0642 |        |        |        |        |        |          |       | X<1         | 5:0>          |        |       |       |       |       |       |       | 0000          |
| CRCDAT    | 0644 |        |        |        |        |        |          |       | CRC Data Ir | nput Register | r      |       |       |       |       |       |       | 0000          |
| CRCWDAT   | 0646 |        |        |        |        |        |          |       | CRC Resu    | ult Register  |        |       |       |       |       |       |       | 0000          |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-26: DUAL COMPARATOR REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9   | Bit 8   | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|-----------|------|--------|--------|--------|--------|--------|--------|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|---------------|
| CMCON     | 0630 | CMIDL  | _      | C2EVT  | C1EVT  | C2EN   | C1EN   | C2OUTEN | C1OUTEN | C2OUT | C1OUT | C2INV | C1INV | C2NEG | C2POS | C1NEG | C1POS | 0000          |
| CVRCON    | 0632 | _      | _      | _      | _      | _      | _      | -       |         | CVREN | CVROE | CVRR  | CVRSS |       | CVR   | <3:0> |       | 0000          |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-27: PORTA REGISTER MAP FOR PIC24HJ128GP202/502, PIC24HJ64GP202/502 AND PIC24HJ32GP302

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | All<br>Resets |
|-----------|------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|--------|--------|--------|--------|--------|---------------|
| TRISA     | 02C0 | _      | _      | -      | _      | -      | _      | _     | —     | _     | _     | _     | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 001F          |
| PORTA     | 02C2 | -      | -      | -      | _      | _      | -      | _     | _     | _     | _     | -     | RA4    | RA3    | RA2    | RA1    | RA0    | xxxx          |
| LATA      | 02C4 | _      | _      |        | _      |        | _      | _     | —     | -     | -     | _     | LATA4  | LATA3  | LATA2  | LATA1  | LATA0  | xxxx          |
| ODCA      | 02C6 | _      | _      | -      | -      |        | -      |       | —     | -     | _     |       | -      | -      |        |        | —      | 0000          |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2011 Microchip Technology Inc.

#### TABLE 4-28: PORTA REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10  | Bit 9  | Bit 8  | Bit 7  | Bit 6 | Bit 5 | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | All<br>Resets |
|-----------|------|--------|--------|--------|--------|--------|---------|--------|--------|--------|-------|-------|--------|--------|--------|--------|--------|---------------|
| TRISA     | 02C0 | -      | -      | _      | -      | —      | TRISA10 | TRISA9 | TRISA8 | TRISA7 | -     | —     | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 079F          |
| PORTA     | 02C2 |        | _      | _      | _      | _      | RA10    | RA9    | RA8    | RA7    | _     | _     | RA4    | RA3    | RA2    | RA1    | RA0    | xxxx          |
| LATA      | 02C4 |        | _      | _      | _      | _      | LATA10  | LATA9  | LATA8  | LATA7  | _     | _     | LATA4  | LATA3  | LATA2  | LATA1  | LATA0  | xxxx          |
| ODCA      | 02C6 | _      | _      | _      | -      | —      | ODCA10  | ODCA9  | ODCA8  | ODCA7  | -     | —     | _      | -      | _      | -      | -      | 0000          |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-29: PORTB REGISTER MAP

| File Name | Addr | Bit 15  | Bit 14  | Bit 13  | Bit 12  | Bit 11  | Bit 10  | Bit 9  | Bit 8  | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | All<br>Resets |
|-----------|------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------|
| TRISB     | 02C8 | TRISB15 | TRISB14 | TRISB13 | TRISB12 | TRISB11 | TRISB10 | TRISB9 | TRISB8 | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | FFFF          |
| PORTB     | 02CA | RB15    | RB14    | RB13    | RB12    | RB11    | RB10    | RB9    | RB8    | RB7    | RB6    | RB5    | RB4    | RB3    | RB2    | RB1    | RB0    | xxxx          |
| LATB      | 02CC | LATB15  | LATB14  | LATB13  | LATB12  | LATB11  | LATB10  | LATB9  | LATB8  | LATB7  | LATB6  | LATB5  | LATB4  | LATB3  | LATB2  | LATB1  | LATB0  | xxxx          |
| ODCB      | 02CE | _       | _       | _       | _       | ODCB11  | ODCB10  | ODCB9  | ODCB8  | ODCB7  | ODCB6  | ODCB5  | _      | _      | _      | _      | -      | 0000          |

Legend: x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-30: PORTC REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8  | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | All<br>Resets |
|-----------|------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------|
| TRISC     | 02D0 | _      |        | _      |        | _      |        | TRISC9 | TRISC8 | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 03FF          |
| PORTC     | 02D2 | _      | _      | _      | _      | _      | _      | RC9    | RC8    | RC7    | RC6    | RC5    | RC4    | RC3    | RC2    | RC1    | RC0    | xxxx          |
| LATC      | 02D4 | _      | _      | _      | _      | _      | _      | LATC9  | LATC8  | LATC7  | LATC6  | LATC5  | LATC4  | LATC3  | LATC2  | LATC1  | LATC0  | xxxx          |
| ODCC      | 02D6 | _      | _      | _      | _      | _      | _      | ODCC9  | ODCC8  | ODCC7  | ODCC6  | ODCC5  | ODCC4  | ODCC3  | _      | _      | _      | 0000          |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-31: SYSTEM CONTROL REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13  | Bit 12 | Bit 11 | Bit 10 | Bit 9    | Bit 8 | Bit 7   | Bit 6   | Bit 5  | Bit 4      | Bit 3 | Bit 2    | Bit 1   | Bit 0 | All<br>Resets       |
|-----------|------|--------|--------|---------|--------|--------|--------|----------|-------|---------|---------|--------|------------|-------|----------|---------|-------|---------------------|
| RCON      | 0740 | TRAPR  | IOPUWR |         | _      | —      |        | CM       | VREGS | EXTR    | SWR     | SWDTEN | WDTO       | SLEEP | IDLE     | BOR     | POR   | <sub>xxxx</sub> (1) |
| OSCCON    | 0742 | -      |        | COSC<2  | 0>     | _      | N      | OSC<2:0> |       | CLKLOCK | IOLOCK  | LOCK   | _          | CF    | _        | LPOSCEN | OSWEN | <sub>0300</sub> (2) |
| CLKDIV    | 0744 | ROI    |        | DOZE<2: | 0>     | DOZEN  | FR     | CDIV<2:0 | >     | PLLPOS  | ST<1:0> | —      |            | F     | PLLPRE<4 | 4:0>    |       | 3040                |
| PLLFBD    | 0746 | -      | -      | _       | _      | _      | _      | _        |       |         |         | P      | LLDIV<8:0: | >     |          |         |       | 0030                |
| OSCTUN    | 0748 | _      | _      | _       | _      | _      |        | _        | _     | _       |         |        |            | TUN   | <5:0>    |         |       | 0000                |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.

DS70293E-page 45

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2                   | Bit 1  | Bit 0  | All<br>Resets |
|-----------|------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------------------------|--------|--------|---------------|
| BSRAM     | 0750 | —      | _      | —      | —      | —      | —      | _     | —     | _     | _     | —     | —     | —     | IW_BSR                  | IR_BSR | RL_BSR | 0000          |
| SSRAM     | 0752 | —      | -      | —      | —      | —      | -      | -     | —     | -     | -     | —     | —     | —     | ${\rm IW}_{-}{\rm SSR}$ | IR_SSR | RL_SSR | 0000          |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not present in devices with 32K Flash (PIC24HJ32GP302/304).

#### TABLE 4-33: NVM REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3  | Bit 2 | Bit 1  | Bit 0 | All<br>Resets |
|-----------|------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|--------|-------|--------|-------|---------------|
| NVMCON    | 0760 | WR     | WREN   | WRERR  | _      | _      | _      | _     | _     | _     | ERASE | _     | _     |        | NVMO  | P<3:0> |       | 0000          |
| NVMKEY    | 0766 | _      | -      | —      | _      | _      | _      | _     | _     |       |       |       | NVMKE | Y<7:0> |       |        |       | 0000          |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-34: PMD REGISTER MAP

|   |           | -    |        |        |        |        |        |        |        |       |        |       |       |        |        |       |       |       |               |
|---|-----------|------|--------|--------|--------|--------|--------|--------|--------|-------|--------|-------|-------|--------|--------|-------|-------|-------|---------------|
|   | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8 | Bit 7  | Bit 6 | Bit 5 | Bit 4  | Bit 3  | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
| F | PMD1      | 0770 | T5MD   | T4MD   | T3MD   | T2MD   | T1MD   | —      | _      | _     | I2C1MD | U2MD  | U1MD  | SPI2MD | SPI1MD |       | C1MD  | AD1MD | 0000          |
| F | PMD2      | 0772 | IC8MD  | IC7MD  | _      | _      | _      | _      | IC2MD  | IC1MD | _      | -     | _     | _      | OC4MD  | OC3MD | OC2MD | OC1MD | 0000          |
| F | PMD3      | 0774 | _      | _      | _      | _      | _      | CMPMD  | RTCCMD | PMPMD | CRCMD  | -     | _     | _      | _      | _     | _     | _     | 0000          |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### 4.2.6 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-5. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

Note: A PC push during exception processing concatenates the SRL register to the MSb of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap does not occur. The stack error trap occurs on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-5: CALL STACK FRAME



#### 4.2.7 DATA RAM PROTECTION FEATURE

The PIC24H product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

# 4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-35 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

#### 4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

#### 4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2 where:

Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb.

Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

| Addressing Mode   | Description  |
|---|--|
| File Register Direct                                      | The address of the file register is specified explicitly.  |
| Register Direct   | The contents of a register are accessed directly.  |
| Register Indirect   | The contents of Wn forms the Effective Address (EA).   |
| Register Indirect Post-Modified                           | The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value. |
| Register Indirect Pre-Modified                            | Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.             |
| Register Indirect with Register Offset (Register Indexed) | The sum of Wn and Wb forms the EA.   |
| Register Indirect with Literal Offset                     | The sum of Wn and a literal forms the EA.  |

#### TABLE 4-35: FUNDAMENTAL ADDRESSING MODES SUPPORTED

#### 4.3.3 MOVE (MOV) INSTRUCTION

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, MOV instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

| Note: | Not   | all   | instructions  | support      | all   | the  |
|-------|-------|-------|---------------|--------------|-------|------|
|       | addr  | essir | ng modes give | n above. I   | ndivi | dual |
|       | instr | uctio | ns may suppo  | ort differen | t sub | sets |
|       | of th | ese a | addressing mo | odes.        |       |      |

#### 4.3.4 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

## 4.4 Interfacing Program and Data Memory Spaces

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

### 4.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).


For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-36 and Figure 4-6 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

| Access Type              | Access        |                             | ddress                  |                |                  |                   |  |
|--------------------------|---------------|-----------------------------|-------------------------|----------------|------------------|-------------------|--|
| Access Type              | Space         | <23>                        | <22:16>                 | <15>           | <14:1>           | <0>               |  |
| Instruction Access       | User          | 0                           | ) PC<22:1> 0            |                |                  |                   |  |
| (Code Execution)         |               |                             | 0xx xxxx xxxx xxxx xxx0 |                |                  |                   |  |
| TBLRD/TBLWT              | User          | TB                          | LPAG<7:0>               | Data EA<15:0>  |                  |                   |  |
| (Byte/Word Read/Write)   |               | 0                           | xxx xxxx                | xxxx xxxx xxxx |                  |                   |  |
|                          | Configuration | TB                          | LPAG<7:0>               | Data EA<15:0>  |                  |                   |  |
|                          |               | 1xxx xxxx xxxx xxxx xxx xxx |                         |                |                  |                   |  |
| Program Space Visibility | User          | 0                           | PSVPAG<7                | <b>'</b> :0>   | Data EA<14:      | 0> <sup>(1)</sup> |  |
| (Block Remap/Read)       |               | 0                           | xxxx xxxx               | 2              | xxx xxxx xxxx xx |                   |  |

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.





**2:** Table operations are not required to be word aligned. Table read operations are permitted in the configuration memory space.

#### 4.4.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16 bit wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.


Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
  - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
  - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>), is always '0'.
  - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



# FIGURE 4-7: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

#### 4.4.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-8), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.


| Note: | PSV access is temporarily disabled during |
|-------|---|
|       | table reads/writes.                       |

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop allows the instruction using PSV to access data, to execute in a single cycle.



### FIGURE 4-8: PROGRAM SPACE VISIBILITY OPERATION

# 5.0 FLASH PROGRAM MEMORY

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 5. Flash Programming" (DS70191) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGEC1/PGED1, PGEC2/PGED2 or PGEC3/PGED3), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


# 5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

#### FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



## 5.2 RTSP Operation

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 28-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.


All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

# 5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 28-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time, and Word Write Cycle Time parameters (see Table 28-12).

#### EQUATION 5-1: PROGRAMMING TIME



For example, if the device is operating at +125°C, the FRC accuracy will be  $\pm 5\%$ . If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the minimum row write time is equal to Equation 5-2.

| EQUATION 5-2: | MINIMUM ROW WRITE |
|---------------|-------------------|
|               | TIME              |

|   | $= \frac{11064 \ Cycles}{1000000000000000000000000000000000000$         | 1 135 mg  |
|---|---|-----------|
| 1 | $_{RW} = \frac{1}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} =$ | 1.1001115 |

The maximum row write time is equal to Equation 5-3.

#### EQUATION 5-3: MAXIMUM ROW WRITE TIME

| , | r _        | $\frac{11064 \text{ Cycles}}{100000000000000000000000000000000000$        |
|---|------------|---|
| ľ | $T_{RW} =$ | $\overline{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.380 ms$ |

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

# 5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

| R/SO-0 <sup>(1)</sup> | R/W-0 <sup>(1)</sup>  | R/W-0 <sup>(1)</sup>  | U-0         | U-0                              | U-0                  | U-0                   | U-0                  |  |  |  |
|-----------------------|---|---|-------------|----------------------------------|----------------------|-----------------------|----------------------|--|--|--|
| WR                    | WREN  | WRERR   | _           | —                                |                      | —                     |                      |  |  |  |
| bit 15                | •   |   |             |                                  |                      |                       | bit                  |  |  |  |
|                       | (1)   |   |             | (1)                              | (1)                  | (1)                   | (1)                  |  |  |  |
| U-0                   | R/W-0 <sup>(1)</sup>  | U-0   | U-0         | R/W-0 <sup>(1)</sup>             | R/W-0 <sup>(1)</sup> | R/W-0 <sup>(1)</sup>  | R/W-0 <sup>(1)</sup> |  |  |  |
|                       | ERASE   |   | —           |                                  | NVMO                 | P<3:0> <sup>(2)</sup> |                      |  |  |  |
| bit 7                 |   |   |             |                                  |                      |                       | bit                  |  |  |  |
| Legend:               |   | SO = Settab   | le only bit |                                  |                      |                       |                      |  |  |  |
| R = Readable          | e bit   | W = Writable  | e bit       | U = Unimpler                     | nented bit, rea      | d as '0'              |                      |  |  |  |
| -n = Value at         | POR   | '1' = Bit is se   | et          | '0' = Bit is cle                 | ared                 | x = Bit is unkr       | nown                 |  |  |  |
|                       |   |   |             |                                  |                      |                       |                      |  |  |  |
| bit 15                | WR: Write Con   |   |             |                                  |                      |                       |                      |  |  |  |
|                       |   |   |             | r erase operatio                 | on. The operati      | on is self-timed      | and the bit i        |  |  |  |
|                       | -   | hardware onc  |             | is complete<br>lete and inactive | <b>`</b>             |                       |                      |  |  |  |
| hit 11                | WREN: Write E   | -   |             |                                  | ;                    |                       |                      |  |  |  |
| bit 14                |   |   | ana anarati |                                  |                      |                       |                      |  |  |  |
|                       |   | <ol> <li>Enable Flash program/erase operations</li> <li>Inhibit Flash program/erase operations</li> </ol> |             |                                  |                      |                       |                      |  |  |  |
| bit 13                |   |   | •           |                                  |                      |                       |                      |  |  |  |
|                       | WRERR: Write Sequence Error Flag bit<br>1 = An improper program or erase sequence attempt or termination has occurred (bit is set |   |             |                                  |                      |                       |                      |  |  |  |
|                       | automatically on any set attempt of the WR bit)   |   |             |                                  |                      |                       |                      |  |  |  |
|                       |   |   | -           | pleted normally                  | ,                    |                       |                      |  |  |  |
| bit 12-7              | Unimplemente  | ed: Read as '0  | ,           |                                  |                      |                       |                      |  |  |  |
| bit 6                 | ERASE: Erase/Program Enable bit   |   |             |                                  |                      |                       |                      |  |  |  |
|                       |   |   |             | d by NVMOP<3<br>ified by NVMOF   |                      |                       |                      |  |  |  |
| bit 5-4               | Unimplemente  |   | -           |                                  |                      |                       |                      |  |  |  |
| bit 3-0               | NVMOP<3:0>:   |   |             | ts(2)                            |                      |                       |                      |  |  |  |
|                       | If ERASE = 1:   |   |             |                                  |                      |                       |                      |  |  |  |
|                       | 1111 = Memory bulk erase operation  |   |             |                                  |                      |                       |                      |  |  |  |
|                       | 1110 = Reserved   |   |             |                                  |                      |                       |                      |  |  |  |
|                       | 1101 = Erase General Segment  |   |             |                                  |                      |                       |                      |  |  |  |
|                       | 1100 = Erase Secure Segment<br>1011 = Reserved  |   |             |                                  |                      |                       |                      |  |  |  |
|                       | 0011 = Reserved   |   |             |                                  |                      |                       |                      |  |  |  |
|                       | 0011 = Motoperation<br>0010 = Memory page erase operation   |   |             |                                  |                      |                       |                      |  |  |  |
|                       | 0001 = No operation   |   |             |                                  |                      |                       |                      |  |  |  |
|                       | 0000 = Erase a single Configuration register byte   |   |             |                                  |                      |                       |                      |  |  |  |
|                       | If ERASE = 0:   |   |             |                                  |                      |                       |                      |  |  |  |
|                       | 1111 = No ope   |   |             |                                  |                      |                       |                      |  |  |  |
|                       | 1110 = Reserved   |   |             |                                  |                      |                       |                      |  |  |  |
|                       | 1101 = No operation   |   |             |                                  |                      |                       |                      |  |  |  |
|                       | 1100 = No operation<br>1011 = Reserved  |   |             |                                  |                      |                       |                      |  |  |  |
|                       |   | ed  |             |                                  |                      |                       |                      |  |  |  |
|                       | 1011 = Reserv<br>0011 = Memor   |   | n operation |                                  |                      |                       |                      |  |  |  |
|                       | 1011 = Reserv<br>0011 = Memor<br>0010 = No ope  | y word prograr<br>ration  | -           |                                  |                      |                       |                      |  |  |  |
|                       | 1011 = Reserv<br>0011 = Memor   | y word prograr<br>ration<br>y row program   | operation   |                                  |                      |                       |                      |  |  |  |

2: All other combinations of NVMOP<3:0> are unimplemented.

# PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

| REGISTER 5-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER |     |                  |      |                                    |      |                 |       |  |
|---|-----|------------------|------|------------------------------------|------|-----------------|-------|--|
| U-0   | U-0 | U-0              | U-0  | U-0                                | U-0  | U-0             | U-0   |  |
| —   | —   | —                | —    | —                                  | —    | —               | —     |  |
| bit 15  |     |                  |      |                                    |      |                 | bit 8 |  |
| r   |     |                  |      |                                    |      |                 |       |  |
| W-0   | W-0 | W-0              | W-0  | W-0                                | W-0  | W-0             | W-0   |  |
|   |     |                  | NVMK | EY<7:0>                            |      |                 |       |  |
| bit 7   |     |                  |      |                                    |      |                 | bit 0 |  |
| r   |     |                  |      |                                    |      |                 |       |  |
| Legend:   |     |                  |      |                                    |      |                 |       |  |
| R = Readable b  | oit | W = Writable b   | it   | U = Unimplemented bit, read as '0' |      |                 |       |  |
| -n = Value at PC                                      | OR  | '1' = Bit is set |      | '0' = Bit is clea                  | ared | x = Bit is unki | nown  |  |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

#### 5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
  - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
  - c) Write 0x55 to NVMKEY.
  - d) Write 0xAA to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 0x55 to NVMKEY.
  - c) Write 0xAA to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

## EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

| ; Set up NVMCON for block erase operation |   |
|---|---|
| MOV #0x4042, W0                           | ;                                       |
| MOV W0, NVMCON                            | ; Initialize NVMCON                     |
| ; Init pointer to row to be ERASED        |   |
| MOV #tblpage(PROG_ADDR), W0               | ;                                       |
| MOV W0, TBLPAG                            | ; Initialize PM Page Boundary SFR       |
| MOV #tbloffset(PROG_ADDR), W0             | ; Initialize in-page EA[15:0] pointer   |
| TBLWTL W0, [W0]                           | ; Set base address of erase block       |
| DISI #5                                   | ; Block all interrupts with priority <7 |
|   | ; for next 5 instructions               |
| MOV #0x55, W0                             |   |
| MOV W0, NVMKEY                            | ; Write the 55 key                      |
| MOV #0xAA, W1                             | ;                                       |
| MOV W1, NVMKEY                            | ; Write the AA key                      |
| BSET NVMCON, #WR                          | ; Start the erase sequence              |
| NOP                                       | ; Insert two NOPs after the erase       |
| NOP                                       | ; command is asserted                   |
|   |   |

#### EXAMPLE 5-2: LOADING THE WRITE BUFFERS

| ; Set up NVMCON for row programming oper | ations                                  |
|--|---|
| MOV #0x4001, W0                          | ;                                       |
| MOV W0, NVMCON                           | ; Initialize NVMCON                     |
| ; Set up a pointer to the first program  | memory location to be written           |
| ; program memory selected, and writes en | abled                                   |
| MOV #0x0000, W0                          | ;                                       |
| MOV W0, TBLPAG                           | ; Initialize PM Page Boundary SFR       |
| MOV #0x6000, W0                          | ; An example program memory address     |
| ; Perform the TBLWT instructions to writ | e the latches                           |
| ; 0th_program_word                       |   |
| MOV #LOW_WORD_0, W2                      | ;                                       |
| MOV #HIGH_BYTE_0, W3                     | i                                       |
| TBLWTL W2, [W0]                          | ; Write PM low word into program latch  |
| TBLWTH W3, [W0++]                        | ; Write PM high byte into program latch |
| ; lst_program_word                       |   |
| MOV #LOW_WORD_1, W2                      | i                                       |
| MOV #HIGH_BYTE_1, W3                     | i                                       |
| TBLWTL W2, [W0]                          | ; Write PM low word into program latch  |
| TBLWTH W3, [W0++]                        | ; Write PM high byte into program latch |
| ; 2nd_program_word                       |   |
| MOV #LOW_WORD_2, W2                      | i                                       |
| MOV #HIGH_BYTE_2, W3                     | i                                       |
| TBLWTL W2, [W0]                          | ; Write PM low word into program latch  |
| TBLWTH W3, [W0++]                        | ; Write PM high byte into program latch |
| •  |   |
| •  |   |
| •  |   |
| ; 63rd_program_word                      |   |
| MOV #LOW_WORD_31, W2                     | i                                       |
| MOV #HIGH_BYTE_31, W3                    | ;                                       |
| TBLWTL W2, [W0]                          | ; Write PM low word into program latch  |
| TBLWTH W3, [W0++]                        | ; Write PM high byte into program latch |
|  |   |

#### EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

| DISI | #5          | ; Block all interrupts with priority <7 |
|------|-------------|---|
|      |             | ; for next 5 instructions               |
| MOV  | #0x55, W0   |   |
| MOV  | W0, NVMKEY  | ; Write the 55 key                      |
| MOV  | #0xAA, W1   | i                                       |
| MOV  | W1, NVMKEY  | ; Write the AA key                      |
| BSET | NVMCON, #WR | ; Start the erase sequence              |
| NOP  |             | ; Insert two NOPs after the             |
| NOP  |             | ; erase command is asserted             |

# 6.0 RESETS

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
  - Illegal Opcode Reset
  - Uninitialized W Register Reset
  - Security Reset

#### FIGURE 6-1:

#### RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this manual for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

**Note:** The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



| R/W-0         | R/W-0  | U-0                   | U-0           | U-0                          | U-0              | R/W-0           | R/W-0        |  |  |
|---------------|--|-----------------------|---------------|------------------------------|------------------|-----------------|--------------|--|--|
| TRAPR         | IOPUWR   | —                     | —             |                              |                  | СМ              | VREGS        |  |  |
| bit 15        |  |                       |               |                              |                  |                 | bit          |  |  |
|               |  |                       |               |                              |                  |                 |              |  |  |
| R/W-0         | R/W-0  | R/W-0                 | R/W-0         | R/W-0                        | R/W-0            | R/W-1           | R/W-1        |  |  |
| EXTR          | SWR  | SWDTEN <sup>(2)</sup> | WDTO          | SLEEP                        | IDLE             | BOR             | POR          |  |  |
| bit 7         |  |                       |               |                              |                  |                 | bit          |  |  |
| Legend:       |  |                       |               |                              |                  |                 |              |  |  |
| R = Readable  | bit  | W = Writable          | oit           | U = Unimpler                 | mented bit, read | d as '0'        |              |  |  |
| -n = Value at | POR  | '1' = Bit is set      |               | '0' = Bit is cle             | ared             | x = Bit is unk  | nown         |  |  |
| bit 15        | TRAPR. Tran  | Reset Flag bit        |               |                              |                  |                 |              |  |  |
| bit 15        | •  | onflict Reset ha      |               |                              |                  |                 |              |  |  |
|               |  | onflict Reset ha      |               | d                            |                  |                 |              |  |  |
| bit 14        | IOPUWR: Ille   | gal Opcode or         | Uninitialized | W Access Rese                | et Flag bit      |                 |              |  |  |
|               |  |                       |               | gal address mo               | ode or uninitia  | lized W registe | er used as a |  |  |
|               |  | Pointer caused        |               | leset has not or             | courrod          |                 |              |  |  |
| bit 13-10     |  | ted: Read as '        |               | leset has hot of             | curreu           |                 |              |  |  |
| bit 9         | -  |                       |               |                              |                  |                 |              |  |  |
| DIL 9         | <b>CM:</b> Configuration Mismatch Flag bit 1 = A configuration mismatch Reset has occurred.                      |                       |               |                              |                  |                 |              |  |  |
|               |  | ration mismatcl       |               |                              |                  |                 |              |  |  |
| bit 8         | VREGS: Voltage Regulator Standby During Sleep bit  |                       |               |                              |                  |                 |              |  |  |
|               | 1 = Voltage regulator is active during Sleep   |                       |               |                              |                  |                 |              |  |  |
|               | 0 = Voltage regulator goes into Standby mode during Sleep  |                       |               |                              |                  |                 |              |  |  |
| bit 7         | EXTR: External Reset (MCLR) Pin bit  |                       |               |                              |                  |                 |              |  |  |
|               | <ol> <li>A Master Clear (pin) Reset has occurred</li> <li>A Master Clear (pin) Reset has not occurred</li> </ol> |                       |               |                              |                  |                 |              |  |  |
| bit 6         |  |                       |               |                              |                  |                 |              |  |  |
| Sit 0         | SWR: Software Reset (Instruction) Flag bit   |                       |               |                              |                  |                 |              |  |  |
|               | 0 = A  RESET   | instruction has       | not been exe  | ecuted                       |                  |                 |              |  |  |
| bit 5         | SWDTEN: So   | oftware Enable/       | Disable of W  | DT bit <b><sup>(2)</sup></b> |                  |                 |              |  |  |
|               | 1 = WDT is e   |                       |               |                              |                  |                 |              |  |  |
|               | 0 = WDT is di  |                       |               |                              |                  |                 |              |  |  |
| bit 4         | WDTO: Watchdog Timer Time-out Flag bit<br>1 = WDT time-out has occurred  |                       |               |                              |                  |                 |              |  |  |
|               |  | e-out has occur       |               |                              |                  |                 |              |  |  |
| bit 3         | SLEEP: Wake-up from Sleep Flag bit   |                       |               |                              |                  |                 |              |  |  |
| bit 0         |  | as been in Slee       |               |                              |                  |                 |              |  |  |
|               |  | as not been in S      |               |                              |                  |                 |              |  |  |
|               | IDI E. Waka-   | up from Idle Fla      | g bit         |                              |                  |                 |              |  |  |
| bit 2         |  |                       |               |                              |                  |                 |              |  |  |
| bit 2         |  | as in Idle mode       |               |                              |                  |                 |              |  |  |

# REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup>

**Note** 1: All of the Reset status bits can be set of cleared in software. Setting one of these bits in software does not cause a device Reset.

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

# **REGISTER 6-1:** RCON: RESET CONTROL REGISTER<sup>(1)</sup> (CONTINUED)

- bit 1 BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred 0 = A Brown-out Reset has not occurred
- bit 0 POR: Power-on Reset Flag bit 1 = A Power-on Reset has occurred 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
  - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

### 6.1 System Reset

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source. A warm Reset is the result of all other reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection bits (COSC<2:0>) in the Oscillator Control register (OSCCON<14:12>).

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. A description of the sequence in which this occurs and is shown in Figure 6-2.

| Oscillator Mode           | Oscillator Oscillator Startup<br>Startup Delay Timer |          | PLL Lock Time | Total Delay          |  |
|---------------------------|--|----------|---------------|----------------------|--|
| FRC, FRCDIV16,<br>FRCDIVN | Toscd  |          |               |                      |  |
| FRCPLL                    | Toscd  | —        | TLOCK         | TOSCD + TLOCK        |  |
| XT                        | Toscd  | Tost     | — Toscd + Tos |                      |  |
| HS                        | Toscd  | Tost     |               | TOSCD + TOST         |  |
| EC                        | —  | —        | —             | —                    |  |
| XTPLL                     | Toscd  | Tost     | TLOCK         | TOSCD + TOST + TLOCK |  |
| HSPLL                     | Toscd  | Tost     | TLOCK         | TOSCD + TOST + TLOCK |  |
| ECPLL                     | _  | _        | Тьоск         |                      |  |
| Sosc                      | Toscd  | Tost — T |               | TOSCD + TOST         |  |
| LPRC                      | Toscd  | —        | —             | Toscd                |  |


#### TABLE 6-1: OSCILLATOR DELAY

**Note 1:** ToscD = Oscillator Start-up Delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

**2:** TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

**3:** TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.

# PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04



| Symbol                  | Parameter                        | Value            |  |
|-------------------------|----------------------------------|------------------|--|
| VPOR                    | POR threshold                    | 1.8V nominal     |  |
| TPOR POR extension time |                                  | 30 μs maximum    |  |
| VBOR                    | BOR threshold                    | 2.5V nominal     |  |
| TBOR BOR extension time |                                  | 100 μs maximum   |  |
| TPWRT                   | Programmable power-up time delay | 0-128 ms nominal |  |
| Тғасм                   | Fail-Safe Clock Monitor Delay    | 900 μs maximum   |  |

#### TABLE 6-2: OSCILLATOR DELAY

Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get operating parameters all within specification.

## 6.2 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 28.0 "Electrical Characteristics" for details.

The POR status bit (POR) in the Reset Control register (RCON<0>) is set to indicate the Power-on Reset.

# 6.2.1 Brown-out Reset (BOR) and Power-up timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.


The BOR status bit (BOR) in the Reset Control register (RCON<1>) is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select bits (FPWRT<2:0>) in the POR Configuration register (FPOR<2:0>), which provides eight settings (from 0 ms to 128 ms). Refer to **Section 25.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point





# 6.3 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 28.0** "Electrical Characteristics" for minimum pulse width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

# 6.3.0.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate reset signals to reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to reset the device when the rest of system is Reset.

# 6.3.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

# 6.4 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not reinitialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence. The Software Reset (Instruction) Flag bit (SWR) in the Reset Control register (RCON<6>) is set to indicate the software Reset.

# 6.5 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag bit (WDTO) in the Reset Control register (RCON<4>) is set to indicate the Watchdog Reset. Refer to Section 25.4 "Watchdog Timer (WDT)" for more information on Watchdog Reset.

# 6.6 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag bit (TRAPR) in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on trap conflict Resets.

#### 6.7 **Configuration Mismatch Reset**

To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.

The Configuration Mismatch Flag bit (CM) in the Reset Control register (RCON<9>) is set to indicate the configuration mismatch Reset. Refer to Section 11.0 "I/O Ports" for more information on the configuration mismatch Reset.

Note: The configuration mismatch feature and associated reset flag is not available on all devices.

#### 6.8 **Illegal Condition Device Reset**

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

**TABLE 6-3**:

The Illegal Opcode or Uninitialized W Access Reset Flag bit (IOPUWR) in the Reset Control register (RCON<14>) is set to indicate the illegal condition device Reset.

#### ILLEGAL OPCODE RESET 6.8.0.1

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of

**RESET FLAG BIT OPERATION** 

each program memory section to store the data values. The upper 8 bits should be programmed with 3Fh, which is an illegal opcode value.

#### 6.8.0.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all resets and is considered uninitialized until written to.

#### 6.8.0.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.

Refer to Section 25.8 "Code Protection and CodeGuard<sup>™</sup> Security" for more information on Security Reset.

#### 6.9 Using the RCON Status Bits

The user application can read the Reset Control register (RCON) after any device Reset to determine the cause of the reset.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 6-3 provides a summary of the reset flag bit operation.

| Flag Bit         | Set by:  | Cleared by:   |
|------------------|--|---|
| TRAPR (RCON<15>) | Trap conflict event  | POR, BOR  |
| IOPWR (RCON<14>) | Illegal opcode or uninitialized<br>W register access or Security Reset | POR, BOR  |
| CM (RCON<9>)     | Configuration Mismatch   | POR, BOR  |
| EXTR (RCON<7>)   | MCLR Reset   | POR   |
| SWR (RCON<6>)    | RESET instruction  | POR, BOR  |
| WDTO (RCON<4>)   | WDT time-out   | PWRSAV instruction,<br>CLRWDT instruction, POR, BOR |
| SLEEP (RCON<3>)  | PWRSAV #SLEEP instruction  | POR, BOR  |
| IDLE (RCON<2>)   | PWRSAV #IDLE instruction   | POR, BOR  |
| BOR (RCON<1>)    | POR, BOR   | —   |
| POR (RCON<0>)    | POR  | —   |

Note: All Reset flag bits can be set or cleared by user software.

# 7.0 INTERRUPT CONTROLLER

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 of families devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 32. "Interrupts (Part III)" (DS70214) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

# 7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24 bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 takes priority over interrupts at any other vector address.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement up to 45 unique interrupts and five nonmaskable traps. These are summarized in Table 7-1.

### 7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

# 7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 device clears its registers in response to a Reset, which forces the PC to zero. The microcontroller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

# FIGURE 7-1: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 INTERRUPT VECTOR TABLE

|                                   | Reset – GOTO Instruction              | 0x000000          |  |  |  |  |  |
|-----------------------------------|---------------------------------------|-------------------|--|--|--|--|--|
|                                   | Reset – GOTO Address                  |                   |  |  |  |  |  |
|                                   | Reserved                              | 0x000004          |  |  |  |  |  |
|                                   | Oscillator Fail Trap Vector           |                   |  |  |  |  |  |
|                                   | Address Error Trap Vector             |                   |  |  |  |  |  |
|                                   | Stack Error Trap Vector               |                   |  |  |  |  |  |
|                                   | Math Error Trap Vector                |                   |  |  |  |  |  |
|                                   | DMA Error Trap Vector                 |                   |  |  |  |  |  |
|                                   | Reserved                              |                   |  |  |  |  |  |
|                                   | Reserved                              |                   |  |  |  |  |  |
|                                   | Interrupt Vector 0                    | 0x000014          |  |  |  |  |  |
|                                   | Interrupt Vector 1                    |                   |  |  |  |  |  |
|                                   | ~                                     |                   |  |  |  |  |  |
|                                   | ~                                     |                   |  |  |  |  |  |
|                                   | ~                                     |                   |  |  |  |  |  |
|                                   | Interrupt Vector 52                   | 0x00007C          | Interrupt Vector Table (IVT) <sup>(1)</sup>            |  |  |  |  |
|                                   | Interrupt Vector 53                   | 0x00007E          |  |  |  |  |  |
| rity                              | Interrupt Vector 54                   | 0x000080          |  |  |  |  |  |
| rio                               | ~                                     |                   |  |  |  |  |  |
| <u>с</u>                          | ~                                     |                   |  |  |  |  |  |
| Decreasing Natural Order Priority | ~                                     |                   |  |  |  |  |  |
| <u>0</u>                          | Interrupt Vector 116                  | 0x0000FC          |  |  |  |  |  |
| Ira                               | Interrupt Vector 117                  | 0x0000FE          |  |  |  |  |  |
| lati                              | Reserved                              | 0x000100          |  |  |  |  |  |
| 2<br>D                            | Reserved                              | 0x000102          |  |  |  |  |  |
| sin                               | Reserved                              |                   |  |  |  |  |  |
| ea                                | Oscillator Fail Trap Vector           |                   |  |  |  |  |  |
| eci                               | Address Error Trap Vector             | _                 |  |  |  |  |  |
|                                   | Stack Error Trap Vector               |                   |  |  |  |  |  |
|                                   | Math Error Trap Vector                |                   |  |  |  |  |  |
|                                   | DMA Error Trap Vector                 |                   | -  |  |  |  |  |
|                                   | Reserved                              |                   |  |  |  |  |  |
|                                   | Reserved                              |                   |  |  |  |  |  |
|                                   | Interrupt Vector 0                    | 0x000114          |  |  |  |  |  |
|                                   | Interrupt Vector 1                    | _                 |  |  |  |  |  |
|                                   | ~                                     | _                 |  |  |  |  |  |
|                                   | ~                                     | _                 |  |  |  |  |  |
|                                   | ~                                     |                   | Alternate Interrupt Vector Table (AIVT) <sup>(1)</sup> |  |  |  |  |
|                                   | Interrupt Vector 52                   | 0x00017C          |  |  |  |  |  |
|                                   | Interrupt Vector 53                   | 0x00017E          |  |  |  |  |  |
|                                   | Interrupt Vector 54                   | 0x000180          |  |  |  |  |  |
|                                   | ~                                     | _                 |  |  |  |  |  |
|                                   | ~                                     | _                 |  |  |  |  |  |
|                                   |                                       |                   | 1  |  |  |  |  |
|                                   | Interrupt Vector 116                  |                   |  |  |  |  |  |
| ★                                 | Interrupt Vector 117                  | 0x0001FE          |  |  |  |  |  |
| *                                 | Start of Code                         | 0x000200          |  |  |  |  |  |
|                                   |                                       |                   |  |  |  |  |  |
|                                   |                                       |                   |  |  |  |  |  |
| Note 1: S                         | See Table 7-1 for the list of impleme | ented interrupt v | vectors  |  |  |  |  |
|                                   |                                       |                   |  |  |  |  |  |
|                                   |                                       |                   |  |  |  |  |  |

| TABLE 7-1:       | INTERRUPT VECT |              |                                    |  |  |
|------------------|----------------|--------------|------------------------------------|--|--|
| Vector<br>Number | IVT Address    | AIVT Address | Interrupt Source                   |  |  |
| 0                | 0x000004       | 0x000104     | Reserved                           |  |  |
| 1                | 0x000006       | 0x000106     | Oscillator Failure                 |  |  |
| 2                | 0x000008       | 0x000108     | Address Error                      |  |  |
| 3                | 0x00000A       | 0x00010A     | Stack Error                        |  |  |
| 4                | 0x00000C       | 0x00010C     | Math Error                         |  |  |
| 5                | 0x00000E       | 0x00010E     | DMA Error                          |  |  |
| 6                | 0x000010       | 0x000110     | Reserved                           |  |  |
| 7                | 0x000012       | 0x000112     | Reserved                           |  |  |
| 8                | 0x000014       | 0x000114     | INT0 – External Interrupt 0        |  |  |
| 9                | 0x000016       | 0x000116     | IC1 – Input Capture 1              |  |  |
| 10               | 0x000018       | 0x000118     | OC1 – Output Compare 1             |  |  |
| 11               | 0x00001A       | 0x00011A     | T1 – Timer1                        |  |  |
| 12               | 0x00001C       | 0x00011C     | DMA0 – DMA Channel 0               |  |  |
| 13               | 0x00001E       | 0x00011E     | IC2 – Input Capture 2              |  |  |
| 14               | 0x000020       | 0x000120     | OC2 – Output Compare 2             |  |  |
| 15               | 0x000022       | 0x000122     | T2 – Timer2                        |  |  |
| 16               | 0x000024       | 0x000124     | T3 – Timer3                        |  |  |
| 17               | 0x000026       | 0x000126     | SPI1E – SPI1 Error                 |  |  |
| 18               | 0x000028       | 0x000128     | SPI1 – SPI1 Transfer Done          |  |  |
| 19               | 0x00002A       | 0x00012A     | U1RX – UART1 Receiver              |  |  |
| 20               | 0x00002C       | 0x00012C     | U1TX – UART1 Transmitter           |  |  |
| 21               | 0x00002E       | 0x00012E     | ADC1 – ADC 1                       |  |  |
| 22               | 0x000030       | 0x000130     | DMA1 – DMA Channel 1               |  |  |
| 23               | 0x000032       | 0x000132     | Reserved                           |  |  |
| 24               | 0x000034       | 0x000134     | SI2C1 – I2C1 Slave Events          |  |  |
| 25               | 0x000036       | 0x000136     | MI2C1 – I2C1 Master Events         |  |  |
| 26               | 0x000038       | 0x000138     | CM – Comparator Interrupt          |  |  |
| 27               | 0x00003A       | 0x00013A     | CN – Change Notification Interrupt |  |  |
| 28               | 0x00003C       | 0x00013C     | INT1 – External Interrupt 1        |  |  |
| 29               | 0x00003E       | 0x00013E     | Reserved                           |  |  |
| 30               | 0x000040       | 0x000140     | IC7 – Input Capture 7              |  |  |
| 31               | 0x000042       | 0x000142     | IC8 – Input Capture 8              |  |  |
| 32               | 0x000044       | 0x000144     | DMA2 – DMA Channel 2               |  |  |
| 33               | 0x000046       | 0x000146     | OC3 – Output Compare 3             |  |  |
| 34               | 0x000048       | 0x000148     | OC4 – Output Compare 4             |  |  |
| 35               | 0x00004A       | 0x00014A     | T4 – Timer4                        |  |  |
| 36               | 0x00004C       | 0x00014C     | T5 – Timer5                        |  |  |
| 37               | 0x00004E       | 0x00014E     | INT2 – External Interrupt 2        |  |  |
| 38               | 0x000050       | 0x000150     | U2RX – UART2 Receiver              |  |  |
| 39               | 0x000052       | 0x000152     | U2TX – UART2 Transmitter           |  |  |
| 40               | 0x000054       | 0x000152     | SPI2E – SPI2 Error                 |  |  |
| 40               | 0x000056       | 0x000156     | SPI2 – SPI2 Transfer Done          |  |  |
| 42               | 0x000058       | 0x000158     | C1RX – ECAN1 RX Data Ready         |  |  |
| 43               | 0x00005A       | 0x00015A     | C1 – ECAN1 Event                   |  |  |
| 40               | 0x00005C       | 0x00015C     | DMA3 – DMA Channel 3               |  |  |
| 45               | 0x00005E       | 0x00015E     | Reserved                           |  |  |
| 46               | 0x000060       | 0x000160     | Reserved                           |  |  |

TABLE 7-1: INTERRUPT VECTORS

| Vector |                   | ORS (CONTINUED)   |                               |  |  |
|--------|-------------------|-------------------|-------------------------------|--|--|
| Number | IVT Address       | AIVT Address      | Interrupt Source              |  |  |
| 47     | 0x000062          | 0x000162          | Reserved                      |  |  |
| 48     | 0x000064          | 0x000164          | Reserved                      |  |  |
| 49     | 0x000066          | 0x000166          | Reserved                      |  |  |
| 50     | 0x000068          | 0x000168          | Reserved                      |  |  |
| 51     | 0x00006A          | 0x00016A          | Reserved                      |  |  |
| 52     | 0x00006C          | 0x00016C          | Reserved                      |  |  |
| 53     | 0x00006E          | 0x00016E          | PMP – Parallel Master Port    |  |  |
| 54     | 0x000070          | 0x000170          | DMA – DMA Channel 4           |  |  |
| 55     | 0x000072          | 0x000172          | Reserved                      |  |  |
| 56     | 0x000074          | 0x000174          | Reserved                      |  |  |
| 57     | 0x000076          | 0x000176          | Reserved                      |  |  |
| 58     | 0x000078          | 0x000178          | Reserved                      |  |  |
| 59     | 0x00007A          | 0x00017A          | Reserved                      |  |  |
| 60     | 0x00007C          | 0x00017C          | Reserved                      |  |  |
| 61     | 0x00007E          | 0x00017E          | Reserved                      |  |  |
| 62     | 0x000080          | 0x000180          | Reserved                      |  |  |
| 63     | 0x000082          | 0x000182          | Reserved                      |  |  |
| 64     | 0x000084          | 0x000184          | Reserved                      |  |  |
| 65     | 0x000086          | 0x000186          | Reserved                      |  |  |
| 66     | 0x000088          | 0x000188          | Reserved                      |  |  |
| 67     | 0x00008A          | 0x00018A          | Reserved                      |  |  |
| 68     | 0x00008C          | 0x00018C          | Reserved                      |  |  |
| 69     | 0x00008E          | 0x00018E          | DMA5 – DMA Channel 5          |  |  |
| 70     | 0x000090          | 0x000190          | RTCC – Real Time Clock        |  |  |
| 71     | 0x000092          | 0x000192          | Reserved                      |  |  |
| 72     | 0x000094          | 0x000194          | Reserved                      |  |  |
| 73     | 0x000096          | 0x000196          | U1E – UART1 Error             |  |  |
| 74     | 0x000098          | 0x000198          | U2E – UART2 Error             |  |  |
| 75     | 0x00009A          | 0x00019A          | CRC – CRC Generator Interrupt |  |  |
| 76     | 0x00009C          | 0x00019C          | DMA6 – DMA Channel 6          |  |  |
| 77     | 0x00009E          | 0x00019E          | DMA7 – DMA Channel 7          |  |  |
| 78     | 0x0000A0          | 0x0001A0          | C1TX – ECAN1 TX Data Request  |  |  |
| 79     | 0x0000A2          | 0x0001A2          | Reserved                      |  |  |
| 80     | 0x0000A4          | 0x0001A4          | Reserved                      |  |  |
| 81     | 0x0000A6          | 0x0001A6          | Reserved                      |  |  |
| 82     | 0x0000A8          | 0x0001A8          | Reserved                      |  |  |
| 83     | 0x0000AA          | 0x0001AA          | Reserved                      |  |  |
| 84     | 0x0000AC          | 0x0001AC          | Reserved                      |  |  |
| 85     | 0x0000AE          | 0x0001AE          | Reserved                      |  |  |
| 86     | 0x0000B0          | 0x0001B0          | Reserved                      |  |  |
| 87     | 0x0000B2          | 0x0001B2          | Reserved                      |  |  |
| 88-126 | 0x0000B4-0x0000FE | 0x0001B2          | Reserved                      |  |  |
| 00-120 | 0700000+-070000FE | 0,000104-0,0001FE | Neserveu                      |  |  |

## TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

# 7.3 Interrupt Control and Status Registers

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

#### 7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

#### 7.3.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

#### 7.3.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

# 7.3.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

### 7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

#### 7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user software can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-29.

| REGISTER 7   | -1: SR: C               | PU STATUS R          |                                    | 1)                |       |       |       |
|--|-------------------------|----------------------|------------------------------------|-------------------|-------|-------|-------|
| U-0  | U-0                     | U-0                  | U-0                                | U-0               | U-0   | U-0   | R/W-0 |
| —  | —                       | —                    | —                                  | —                 | —     | —     | DC    |
| bit 15   |                         |                      |                                    |                   |       |       | bit 8 |
| DAM 0(3)   | D 444 o(3)              | D 444 o(3)           |                                    | DAMA              |       |       | DANIO |
| R/W-0 <sup>(3)</sup>                                     | R/W-0 <sup>(3)</sup>    | R/W-0 <sup>(3)</sup> | R-0                                | R/W-0             | R/W-0 | R/W-0 | R/W-0 |
|  | IPL<2:0> <sup>(2)</sup> |                      | RA                                 | N                 | OV    | Z     | С     |
| bit 7  |                         |                      |                                    |                   |       |       | bit 0 |
| Legend:  |                         |                      |                                    |                   |       |       |       |
| C = Clear only bit R = Readable                          |                         | bit                  | U = Unimplemented bit, read as '0' |                   |       |       |       |
| S = Set only bit W = Writable bit                        |                         |                      | oit                                | -n = Value at POR |       |       |       |
| '1' = Bit is set '0' = Bit is cleared x = Bit is unknown |                         |                      |                                    |                   |       |       |       |

(4)

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits<sup>(2)</sup> 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)

**Note 1:** For complete register details, see Register 3-1.

2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

## REGISTER 7-2: CORCON: CORE CONTROL REGISTER<sup>(1)</sup>

| U-0  | U-0 | U-0              | U-0           | U-0                                | U-0              | U-0 | U-0   |
|--|-----|------------------|---------------|------------------------------------|------------------|-----|-------|
| —  | —   | —                | —             | —                                  | —                | —   | —     |
| bit 15   |     |                  |               |                                    |                  |     | bit 8 |
|  |     |                  |               |                                    |                  |     |       |
| U-0  | U-0 | U-0              | U-0           | R/C-0                              | R/W-0            | U-0 | U-0   |
| —  | —   | —                | —             | IPL3 <sup>(2)</sup>                | PSV              | —   | —     |
| bit 7  |     |                  |               |                                    |                  |     | bit 0 |
|  |     |                  |               |                                    |                  |     |       |
| Legend:  |     | C = Clear only   | / bit         |                                    |                  |     |       |
| R = Readable bit W = Writable bit  |     | bit              | -n = Value at | POR                                | '1' = Bit is set |     |       |
| 0' = Bit is clear  | ed  | ʻx = Bit is unki | nown          | U = Unimplemented bit, read as '0' |                  |     |       |
| bit 3 <b>IPL3:</b> CPU Interrupt Priority Level Status bit 3 <sup>(2)</sup><br>1 = CPU interrupt priority level is greater than 7<br>0 = CPU interrupt priority level is 7 or less |     |                  |               |                                    |                  |     |       |

**Note 1:** For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

| REGISTER                | 7-3: INTCC   | ON1: INTERR                          | UPT CONTR     |                  | ER 1             |                  |       |  |  |  |  |
|-------------------------|--|--------------------------------------|---------------|------------------|------------------|------------------|-------|--|--|--|--|
| R/W-0                   | U-0  | U-0                                  | U-0           | U-0              | U-0              | U-0              | U-0   |  |  |  |  |
| NSTDIS                  |  | —                                    | —             | _                | —                | —                |       |  |  |  |  |
| bit 15                  |  |                                      |               |                  |                  |                  | bit 8 |  |  |  |  |
| U-0                     | R/W-0  | R/W-0                                | R/W-0         | R/W-0            | R/W-0            | R/W-0            | U-0   |  |  |  |  |
| 0-0                     | DIV0ERR  | DMACERR                              | MATHERR       | ADDRERR          | STKERR           | OSCFAIL          | 0-0   |  |  |  |  |
| bit 7                   | DIVOLINI   | DWACERR                              |               | ADDICERT         | OTKERK           |                  | bit ( |  |  |  |  |
|                         |  |                                      |               |                  |                  |                  | _     |  |  |  |  |
| Legend:<br>R = Readable | e bit  | W = Writable                         | bit           | U = Unimplen     | nented bit, read | 1 as '0'         |       |  |  |  |  |
| -n = Value at           |  | '1' = Bit is set                     |               | '0' = Bit is cle |                  | x = Bit is unkno | own   |  |  |  |  |
|                         |  |                                      |               |                  |                  |                  |       |  |  |  |  |
| bit 15                  | NSTDIS: Interrupt Nesting Disable bit  |                                      |               |                  |                  |                  |       |  |  |  |  |
|                         | 1 = Interrupt nesting is disabled  |                                      |               |                  |                  |                  |       |  |  |  |  |
|                         | 0 = Interrupt  | nesting is enab                      | led           |                  |                  |                  |       |  |  |  |  |
| bit 14-7                | Unimplemen   | nted: Read as '                      | 0'            |                  |                  |                  |       |  |  |  |  |
| bit 6                   | DIVOERR: Arithmetic Error Status bit   |                                      |               |                  |                  |                  |       |  |  |  |  |
|                         | 1 = Math error trap was caused by a divide by zero   |                                      |               |                  |                  |                  |       |  |  |  |  |
|                         | 0 = Math erro  | or trap was not                      | caused by a d | ivide by zero    |                  |                  |       |  |  |  |  |
| bit 5                   | DMACERR: DMA Controller Error Status bit   |                                      |               |                  |                  |                  |       |  |  |  |  |
|                         | <ul> <li>1 = DMA controller error trap has occurred</li> <li>0 = DMA controller error trap has not occurred</li> </ul> |                                      |               |                  |                  |                  |       |  |  |  |  |
| bit 4                   |  | MATHERR: Arithmetic Error Status bit |               |                  |                  |                  |       |  |  |  |  |
|                         | 1 = Math error trap has occurred   |                                      |               |                  |                  |                  |       |  |  |  |  |
|                         | 0 = Mathematical has occurred  |                                      |               |                  |                  |                  |       |  |  |  |  |
| bit 3                   | ADDRERR: Address Error Trap Status bit   |                                      |               |                  |                  |                  |       |  |  |  |  |
|                         | 1 = Address error trap has occurred  |                                      |               |                  |                  |                  |       |  |  |  |  |
|                         | 0 = Address error trap has not occurred  |                                      |               |                  |                  |                  |       |  |  |  |  |
| bit 2                   | STKERR: Stack Error Trap Status bit  |                                      |               |                  |                  |                  |       |  |  |  |  |
|                         | 1 = Stack error trap has occurred  |                                      |               |                  |                  |                  |       |  |  |  |  |
|                         |  | or trap has not                      |               |                  |                  |                  |       |  |  |  |  |
| bit 1                   |  | scillator Failure                    | •             | it               |                  |                  |       |  |  |  |  |
|                         |  | r failure trap ha                    |               |                  |                  |                  |       |  |  |  |  |
| L:L 0                   |  | r failure trap ha                    |               |                  |                  |                  |       |  |  |  |  |
| bit 0                   | Unimplemen   | nted: Read as '                      | U             |                  |                  |                  |       |  |  |  |  |

#### DECISTED 7-3 INTCOMA, INTERDURT CONTROL DECISTER 4

| REGISTER                          | 7-4: INTC   | ON2: INTERR  | UPT CONTI                 | ROL REGIST                               | ER 2             |        |        |  |  |
|-----------------------------------|---|--|---------------------------|--|------------------|--------|--------|--|--|
| R/W-0                             | R-0   | U-0  | U-0                       | U-0                                      | U-0              | U-0    | U-0    |  |  |
| ALTIVT                            | DISI  |  | _                         |  | —                | —      |        |  |  |
| bit 15                            |   |  |                           |  |                  |        | bit 8  |  |  |
| U-0                               | U-0   | U-0  | U-0                       | U-0                                      | R/W-0            | R/W-0  | R/W-0  |  |  |
|                                   |   |  | _                         | _  | INT2EP           | INT1EP | INTOEP |  |  |
| bit 7                             |   |  |                           |  |                  |        | bit 0  |  |  |
|                                   |   |  |                           |  |                  |        |        |  |  |
| Legend:                           |   |  |                           |  |                  |        |        |  |  |
| R = Readable bit W = Writable bit |   |  | bit                       | U = Unimpler                             | mented bit, read | as '0' |        |  |  |
| -n = Value a                      | t POR   | '1' = Bit is set   |                           | 0' = Bit is cleared $x = Bit is unknown$ |                  |        |        |  |  |
| bit 14                            | 0 <b>= Use sta</b><br><b>DISI:</b> DISI<br>1 <b>=</b> DISI in | ernate vector tab<br>ndard (default) v<br>Instruction Statu<br>Instruction is active<br>Instruction is not a | ector table<br>s bit<br>e |  |                  |        |        |  |  |
| bit 13-3                          | Unimpleme   | ented: Read as '   | 0'                        |  |                  |        |        |  |  |
| bit 2                             | INT2EP: E>  | NT2EP: External Interrupt 2 Edge Detect Polarity Select bit  |                           |  |                  |        |        |  |  |
|                                   |   | t on negative edg<br>t on positive edg   | Ģ                         |  |                  |        |        |  |  |
| bit 1                             | INT1EP: E>  | INT1EP: External Interrupt 1 Edge Detect Polarity Select bit   |                           |  |                  |        |        |  |  |
|                                   |   | t on negative edg  | 0                         |  |                  |        |        |  |  |
| bit 0                             | INTOEP: E>  | ternal Interrupt C   | Edge Detect               | Polarity Select                          | t bit            |        |        |  |  |
|                                   | 1 = Interrup  | t on negative ed   | ge                        |  |                  |        |        |  |  |

# REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

0 =Interrupt on positive edge

| REGISTER 7      | '-5: IFS0:   | INTERRUPT   | FLAG STAT      | US REGISTI       | ER 0            |                 |        |  |  |  |
|-----------------|--|---|----------------|------------------|-----------------|-----------------|--------|--|--|--|
| U-0             | R/W-0  | R/W-0   | R/W-0          | R/W-0            | R/W-0           | R/W-0           | R/W-0  |  |  |  |
| _               | DMA1IF   | AD1IF   | U1TXIF         | U1RXIF           | SPI1IF          | SPI1EIF         | T3IF   |  |  |  |
| bit 15          |  |   |                |                  |                 |                 | bit 8  |  |  |  |
| <b>D</b> 4 4 4  | <b>D M U O</b>   | <b>D M</b> ( <b>a</b>                                     | D MM o         | <b>D</b> 444 o   | <b>D</b> 444 o  | D M L A         | DAMA   |  |  |  |
| R/W-0           | R/W-0  | R/W-0   | R/W-0          | R/W-0            | R/W-0           | R/W-0           | R/W-0  |  |  |  |
| T2IF            | OC2IF  | IC2IF   | DMA0IF         | T1IF             | OC1IF           | IC1IF           | INTOIF |  |  |  |
| bit 7           |  |   |                |                  |                 |                 | bit (  |  |  |  |
| Legend:         |  |   |                |                  |                 |                 |        |  |  |  |
| R = Readable    | bit  | W = Writable  | bit            | U = Unimpler     | mented bit, rea | d as '0'        |        |  |  |  |
| -n = Value at I | POR  | '1' = Bit is se   | t              | '0' = Bit is cle |                 | x = Bit is unkn | iown   |  |  |  |
|                 |  |   |                |                  |                 |                 |        |  |  |  |
| bit 15          | Unimplemer   | nted: Read as   | ʻ0 <b>'</b>    |                  |                 |                 |        |  |  |  |
| bit 14          | DMA1IF: DM   | 1A Channel 1 E  | ata Transfer C | Complete Interr  | upt Flag Status | s bit           |        |  |  |  |
|                 | •  | request has or  |                |                  |                 |                 |        |  |  |  |
| 1.1.40          | •  | request has no  |                |                  | 1.14            |                 |        |  |  |  |
| bit 13          | AD1IF: ADC1 Conversion Complete Interrupt Flag Status bit<br>1 = Interrupt request has occurred                  |   |                |                  |                 |                 |        |  |  |  |
|                 | •  | request has no  |                |                  |                 |                 |        |  |  |  |
| oit 12          | U1TXIF: UART1 Transmitter Interrupt Flag Status bit  |   |                |                  |                 |                 |        |  |  |  |
|                 | 1 = Interrupt request has occurred   |   |                |                  |                 |                 |        |  |  |  |
|                 | 0 = Interrupt  | request has no  | ot occurred    |                  |                 |                 |        |  |  |  |
| bit 11          | <b>U1RXIF:</b> UART1 Receiver Interrupt Flag Status bit<br>1 = Interrupt request has occurred                    |   |                |                  |                 |                 |        |  |  |  |
|                 | •  | •   |                |                  |                 |                 |        |  |  |  |
| bit 10          | <ul> <li>0 = Interrupt request has not occurred</li> <li>SPI1IF: SPI1 Event Interrupt Flag Status bit</li> </ul> |   |                |                  |                 |                 |        |  |  |  |
|                 |  | request has oc  | -              |                  |                 |                 |        |  |  |  |
|                 |  | request has no  |                |                  |                 |                 |        |  |  |  |
| bit 9           | SPI1EIF: SPI1 Error Interrupt Flag Status bit  |   |                |                  |                 |                 |        |  |  |  |
|                 | <ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>           |   |                |                  |                 |                 |        |  |  |  |
| bit 8           | -  | -   |                |                  |                 |                 |        |  |  |  |
|                 | <b>T3IF:</b> Timer3 Interrupt Flag Status bit<br>1 = Interrupt request has occurred                              |   |                |                  |                 |                 |        |  |  |  |
|                 | 0 = Interrupt request has occurred   |   |                |                  |                 |                 |        |  |  |  |
| bit 7           | <b>T2IF:</b> Timer2 Interrupt Flag Status bit  |   |                |                  |                 |                 |        |  |  |  |
|                 | 1 = Interrupt request has occurred   |   |                |                  |                 |                 |        |  |  |  |
|                 | 0 = Interrupt request has not occurred   |   |                |                  |                 |                 |        |  |  |  |
| bit 6           | -  | OC2IF: Output Compare Channel 2 Interrupt Flag Status bit |                |                  |                 |                 |        |  |  |  |
|                 | <ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>           |   |                |                  |                 |                 |        |  |  |  |
| bit 5           | -  | Capture Chanr   |                | -lag Status bit  |                 |                 |        |  |  |  |
|                 | -  | request has oc  | -              |                  |                 |                 |        |  |  |  |
|                 | 0 = Interrupt  | request has no  | ot occurred    |                  |                 |                 |        |  |  |  |
| oit 4           |  |   |                | Complete Interr  | upt Flag Status | s bit           |        |  |  |  |
|                 |  | request has or  |                |                  |                 |                 |        |  |  |  |
| bit 3           | -  | request has no<br>Interrupt Flag                          |                |                  |                 |                 |        |  |  |  |
| 011.0           | INF. HIMEFT  |   |                |                  |                 |                 |        |  |  |  |
|                 |  | request has oc  |                |                  |                 |                 |        |  |  |  |

# REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

# REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

| bit 2 | OC1IF: Output Compare Channel 1 Interrupt Flag Status bit  |
|-------|--|
|       | <ol> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ol>                                   |
| bit 1 | IC1IF: Input Capture Channel 1 Interrupt Flag Status bit<br>1 = Interrupt request has occurred<br>0 = Interrupt request has not occurred |
| bit 0 | INTOIF: External Interrupt 0 Flag Status bit   |
|       | <ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul>                                      |

| REGISTER 7    | 7-6: IFS1:   | INTERRUPT                            | FLAG STAT        | US REGISTE       | ER 1            |                 |         |  |  |  |  |
|---------------|--|--------------------------------------|------------------|------------------|-----------------|-----------------|---------|--|--|--|--|
| R/W-0         | R/W-0  | R/W-0                                | R/W-0            | R/W-0            | R/W-0           | R/W-0           | R/W-0   |  |  |  |  |
| U2TXIF        | U2RXIF   | INT2IF                               | T5IF             | T4IF             | OC4IF           | OC3IF           | DMA2IF  |  |  |  |  |
| bit 15        |  |                                      |                  |                  |                 |                 | bit 8   |  |  |  |  |
| R/W-0         | R/W-0  | U-0                                  | R/W-0            | R/W-0            | R/W-0           | R/W-0           | R/W-0   |  |  |  |  |
| IC8IF         | IC7IF  | —                                    | INT1IF           | CNIF             | CMIF            | MI2C1IF         | SI2C1IF |  |  |  |  |
| bit 7         |  |                                      |                  | 1                |                 |                 | bit 0   |  |  |  |  |
| Legend:       |  |                                      |                  |                  |                 |                 |         |  |  |  |  |
| R = Readable  | e bit  | W = Writable                         | bit              | U = Unimplen     | nented bit, rea | d as '0'        |         |  |  |  |  |
| -n = Value at | POR  | '1' = Bit is se                      | t                | '0' = Bit is cle | ared            | x = Bit is unkı | nown    |  |  |  |  |
|               |  |                                      |                  |                  |                 |                 |         |  |  |  |  |
| bit 15        |  | RT2 Transmitte                       |                  | g Status bit     |                 |                 |         |  |  |  |  |
|               |  | request has ou<br>request has no     |                  |                  |                 |                 |         |  |  |  |  |
| bit 14        | •  | RT2 Receiver I                       |                  | Status bit       |                 |                 |         |  |  |  |  |
|               |  | request has oc                       |                  |                  |                 |                 |         |  |  |  |  |
|               | 0 = Interrupt  | request has no                       | ot occurred      |                  |                 |                 |         |  |  |  |  |
| bit 13        | INT2IF: External Interrupt 2 Flag Status bit   |                                      |                  |                  |                 |                 |         |  |  |  |  |
|               |  | request has ou<br>request has no     |                  |                  |                 |                 |         |  |  |  |  |
| bit 12        | •  | 5 Interrupt Flag                     |                  |                  |                 |                 |         |  |  |  |  |
|               |  | 1 = Interrupt request has occurred   |                  |                  |                 |                 |         |  |  |  |  |
|               | 0 = Interrupt  | request has no                       | ot occurred      |                  |                 |                 |         |  |  |  |  |
| bit 11        | T4IF:   Timer4     Interrupt   Flag     Status   bit   |                                      |                  |                  |                 |                 |         |  |  |  |  |
|               | •  | request has ou<br>request has no     |                  |                  |                 |                 |         |  |  |  |  |
| bit 10        | -  | out Compare Cl                       |                  | int Flag Status  | bit             |                 |         |  |  |  |  |
|               | -  | request has oc                       |                  | ipt hag olated   |                 |                 |         |  |  |  |  |
|               | 0 = Interrupt  | request has no                       | ot occurred      |                  |                 |                 |         |  |  |  |  |
| bit 9         | OC3IF: Output Compare Channel 3 Interrupt Flag Status bit  |                                      |                  |                  |                 |                 |         |  |  |  |  |
|               | <ol> <li>Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>               |                                      |                  |                  |                 |                 |         |  |  |  |  |
| bit 8         | -  | -                                    |                  | omplete Interr   | upt Flag Status | s bit           |         |  |  |  |  |
| bit o         | DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit<br>1 = Interrupt request has occurred |                                      |                  |                  |                 |                 |         |  |  |  |  |
|               | 0 = Interrupt  | request has no                       | ot occurred      |                  |                 |                 |         |  |  |  |  |
| bit 7         | IC8IF: Input Capture Channel 8 Interrupt Flag Status bit   |                                      |                  |                  |                 |                 |         |  |  |  |  |
|               |  | request has ou<br>request has no     |                  |                  |                 |                 |         |  |  |  |  |
| bit 6         | IC7IF: Input   | Capture Chann                        | el 7 Interrupt F | lag Status bit   |                 |                 |         |  |  |  |  |
|               |  | t request has ou<br>t request has no |                  |                  |                 |                 |         |  |  |  |  |
| bit 5         | -  | nted: Read as                        |                  |                  |                 |                 |         |  |  |  |  |
| bit 4         | INT1IF: Exte   | ernal Interrupt 1                    | Flag Status bit  | t                |                 |                 |         |  |  |  |  |
|               |  | request has ou<br>request has no     |                  |                  |                 |                 |         |  |  |  |  |
| bit 3         | -  | Change Notifica                      |                  | Flag Status bit  |                 |                 |         |  |  |  |  |
| ~             |  | - ango nouno                         | alon monupli     |                  |                 |                 |         |  |  |  |  |
|               | 1 = Interrupt  | request has oc                       | curred           | C                |                 |                 |         |  |  |  |  |

# REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

# REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

| bit 2 | CMIF: Comparator Interrupt Flag Status bit  |
|-------|---|
|       | <ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul> |
| bit 1 | MI2C1IF: I2C1 Master Events Interrupt Flag Status bit   |
|       | 1 = Interrupt request has occurred  |
|       | 0 = Interrupt request has not occurred  |
| bit 0 | SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit  |
|       | 1 = Interrupt request has occurred  |

0 = Interrupt request has not occurred

| U-0            | R/W-0   | R/W-0  | U-0  | U-0                 | U-0                   | U-0             | U-0     |  |  |  |
|----------------|---|--|--|---------------------|-----------------------|-----------------|---------|--|--|--|
| _              | DMA4IF  | PMPIF  | _  | _                   | _                     | _               | _       |  |  |  |
| bit 15         | Diviz   |  |  |                     |                       |                 | bit     |  |  |  |
|                |   |  |  |                     |                       |                 |         |  |  |  |
| U-0            | U-0   | U-0  | R/W-0                                      | R/W-0               | R/W-0                 | R/W-0           | R/W-0   |  |  |  |
|                | _   | _  | DMA3IF                                     | C1IF <sup>(1)</sup> | C1RXIF <sup>(1)</sup> | SPI2IF          | SPI2EIF |  |  |  |
| bit 7          |   |  |  |                     |                       |                 | bit     |  |  |  |
| Legend:        |   |  |  |                     |                       |                 |         |  |  |  |
| R = Readat     | ole bit   | W = Writable                                 | bit  | U = Unimpler        | nented bit, read      | as '0'          |         |  |  |  |
| -n = Value a   |   | '1' = Bit is se                              |  | '0' = Bit is cle    |                       | x = Bit is unkr | าดพท    |  |  |  |
|                |   |  |  |                     |                       |                 |         |  |  |  |
| bit 15         | Unimplemer  | nted: Read as                                | 'O'  |                     |                       |                 |         |  |  |  |
| bit 14         | DMA4IF: DMA Channel 4 Data Transfer Complete Interrupt Flag Status bit  |  |  |                     |                       |                 |         |  |  |  |
|                | 1 = Interrupt request has occurred  |  |  |                     |                       |                 |         |  |  |  |
|                | 0 = Interrupt request has not occurred  |  |  |                     |                       |                 |         |  |  |  |
| bit 13         | PMPIF: Parallel Master Port Interrupt Flag Status bit   |  |  |                     |                       |                 |         |  |  |  |
|                | 1 = Interrupt request has occurred  |  |  |                     |                       |                 |         |  |  |  |
|                | 0 = Interrupt   | request has no                               | ot occurred                                |                     |                       |                 |         |  |  |  |
| bit 12-5       | •   | nted: Read as                                |  |                     |                       |                 |         |  |  |  |
| bit 4          | DMA3IF: DMA Channel 3 Data Transfer Complete Interrupt Flag Status bit  |  |  |                     |                       |                 |         |  |  |  |
|                | <ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>              |  |  |                     |                       |                 |         |  |  |  |
| 1.10           | •   | •  |  | (1)                 |                       |                 |         |  |  |  |
| bit 3          | C1IF: ECAN1 Event Interrupt Flag Status bit <sup>(1)</sup>  |  |  |                     |                       |                 |         |  |  |  |
|                | 1 = Interrupt request has occurred<br>0 = Interrupt request has not occurred  |  |  |                     |                       |                 |         |  |  |  |
| bit 2          | 0 = Interrupt request has not occurred<br>C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit <sup>(1)</sup> |  |  |                     |                       |                 |         |  |  |  |
| on 2           |   | 1 = Interrupt request has occurred           |  |                     |                       |                 |         |  |  |  |
|                | 0 = Interrupt request has not occurred  |  |  |                     |                       |                 |         |  |  |  |
|                | SPI2IF: SPI2  | SPI2IF: SPI2 Event Interrupt Flag Status bit |  |                     |                       |                 |         |  |  |  |
| bit 1          | 1 = Interrupt request has occurred  |  |  |                     |                       |                 |         |  |  |  |
| bit 1          | 1 = Interrupt   | request has oc                               | curred                                     |                     |                       |                 |         |  |  |  |
| bit 1          | •   | request has oc<br>request has no             |  |                     |                       |                 |         |  |  |  |
|                | 0 = Interrupt   | request has no                               |  | bit                 |                       |                 |         |  |  |  |
| bit 1<br>bit 0 | 0 = Interrupt<br>SPI2EIF: SP<br>1 = Interrupt   | request has no                               | ot occurred<br>pt Flag Status I<br>ccurred | bit                 |                       |                 |         |  |  |  |

#### . \_

**Note 1:** Interrupts disabled on devices without ECAN<sup>™</sup> modules.

### REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

| U-0             | R/W-0           | R/W-0            | U-0            | U-0              | U-0              | U-0             | U-0   |  |
|-----------------|-----------------|------------------|----------------|------------------|------------------|-----------------|-------|--|
| —               | RTCIF           | DMA5IF           | _              | —                | —                | —               | —     |  |
| bit 15          |                 |                  |                |                  |                  |                 | bit 8 |  |
|                 |                 |                  |                |                  |                  |                 |       |  |
| U-0             | U-0             | U-0              | U-0            | U-0              | U-0              | U-0             | U-0   |  |
| —               | —               | —                | —              | —                | —                | —               | —     |  |
| bit 7           |                 |                  |                | •                |                  | •               | bit 0 |  |
|                 |                 |                  |                |                  |                  |                 |       |  |
| Legend:         |                 |                  |                |                  |                  |                 |       |  |
| R = Readable    | bit             | W = Writable I   | oit            | U = Unimpler     | mented bit, read | as '0'          |       |  |
| -n = Value at P | OR              | '1' = Bit is set |                | '0' = Bit is cle | ared             | x = Bit is unkr | iown  |  |
|                 |                 |                  |                |                  |                  |                 |       |  |
| bit 15          | Unimplemen      | ted: Read as 'd  | )'             |                  |                  |                 |       |  |
| bit 14          | RTCIF: Real-    | Time Clock and   | d Calendar Int | errupt Flag Sta  | atus bit         |                 |       |  |
|                 | 1 = Interrupt r | equest has occ   | curred         |                  |                  |                 |       |  |
|                 | 0 = Interrupt r | equest has not   | occurred       |                  |                  |                 |       |  |
| bit 13          | DMA5IF: DM      | A Channel 5 Da   | ata Transfer C | omplete Interr   | upt Flag Status  | bit             |       |  |
|                 |                 |                  |                |                  |                  |                 |       |  |

- 1 = Interrupt request has occurred
  - 0 = Interrupt request has not occurred
- bit 12-0 Unimplemented: Read as '0'

| REGISTER     | (/-9: IFS4:I          | NIERRUPI   | FLAG STAT     | US REGISTE       | =R 4                      |                 |       |  |  |  |
|--------------|-----------------------|--|---------------|------------------|---------------------------|-----------------|-------|--|--|--|
| U-0          | U-0                   | U-0  | U-0           | U-0              | U-0                       | U-0             | U-0   |  |  |  |
| _            | —                     | _  | _             | —                | —                         | —               | _     |  |  |  |
| bit 15       |                       |  |               |                  |                           |                 | bit 8 |  |  |  |
| U-0          | R/W-0                 | R/W-0  | R/W-0         | R/W-0            | R/W-0                     | R/W-0           | U-0   |  |  |  |
| _            | C1TXIF <sup>(1)</sup> | DMA7IF   | DMA6IF        | CRCIF            | U2EIF                     | U1EIF           | _     |  |  |  |
| bit 7        |                       |  |               |                  |                           | 1               | bit C |  |  |  |
| Legend:      |                       |  |               |                  |                           |                 |       |  |  |  |
| R = Readab   | le bit                | W = Writable   | bit           | U = Unimpler     | mented bit, read          | l as '0'        |       |  |  |  |
| -n = Value a |                       | '1' = Bit is set   |               | '0' = Bit is cle |                           | x = Bit is unkn | own   |  |  |  |
|              |                       |  |               |                  |                           |                 |       |  |  |  |
| bit 15-7     | Unimplemen            | ted: Read as '   | 0'            |                  |                           |                 |       |  |  |  |
| bit 6        | C1TXIF: ECA           | N1 Transmit D  | ata Request I | nterrupt Flag S  | Status bit <sup>(1)</sup> |                 |       |  |  |  |
|              | 1 = Interrupt r       | 1 = Interrupt request has occurred   |               |                  |                           |                 |       |  |  |  |
|              | 0 = Interrupt r       | 0 = Interrupt request has not occurred   |               |                  |                           |                 |       |  |  |  |
| bit 5        | DMA7IF: DM            | DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit                             |               |                  |                           |                 |       |  |  |  |
|              |                       | 1 = Interrupt request has occurred   |               |                  |                           |                 |       |  |  |  |
|              | •                     | 0 = Interrupt request has not occurred   |               |                  |                           |                 |       |  |  |  |
| bit 4        |                       | DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit                             |               |                  |                           |                 |       |  |  |  |
|              |                       | <ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol> |               |                  |                           |                 |       |  |  |  |
| 1 1 0        |                       | •  |               |                  |                           |                 |       |  |  |  |
| bit 3        |                       | CRCIF: CRC Generator Interrupt Flag Status bit   |               |                  |                           |                 |       |  |  |  |
|              |                       | equest has oc<br>equest has no   |               |                  |                           |                 |       |  |  |  |
| bit 2        | -                     | 2 Error Interru  |               | hit              |                           |                 |       |  |  |  |
| DILZ         |                       |  |               | DIL              |                           |                 |       |  |  |  |
|              |                       | <ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol> |               |                  |                           |                 |       |  |  |  |
| bit 1        | -                     | 1 Error Interru  |               | bit              |                           |                 |       |  |  |  |
|              |                       | equest has oc  |               |                  |                           |                 |       |  |  |  |
|              |                       | request has no   |               |                  |                           |                 |       |  |  |  |
|              | •                     |  |               |                  |                           |                 |       |  |  |  |

# REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

Note 1: Interrupts disabled on devices without ECAN<sup>™</sup> modules.

Unimplemented: Read as '0'

bit 0

| U-0           | R/W-0                                       | R/W-0  | R/W-0             | R/W-0             | R/W-0           | R/W-0           | R/W-0  |  |  |  |  |
|---------------|---|--|-------------------|-------------------|-----------------|-----------------|--------|--|--|--|--|
| _             | DMA1IE                                      | AD1IE  | U1TXIE            | U1RXIE            | SPI1IE          | SPI1EIE         | T3IE   |  |  |  |  |
| bit 15        |   |  |                   |                   |                 |                 | bit    |  |  |  |  |
| R/W-0         | R/W-0                                       | R/W-0  | R/W-0             | R/W-0             | R/W-0           | R/W-0           | R/W-0  |  |  |  |  |
| T2IE          | OC2IE                                       | IC2IE  | DMA0IE            | T1IE              | OC1IE           | IC1IE           | INTOIE |  |  |  |  |
| bit 7         |   |  |                   |                   |                 |                 | bit    |  |  |  |  |
| Legend:       |   |  |                   |                   |                 |                 |        |  |  |  |  |
| R = Readable  | e bit                                       | W = Writable                                   | bit               | U = Unimplen      | nented bit, rea | d as '0'        |        |  |  |  |  |
| -n = Value at | POR   | '1' = Bit is se                                | t                 | '0' = Bit is clea | ared            | x = Bit is unkn | own    |  |  |  |  |
| bit 15        | Unimpleme                                   | nted: Read as                                  | '0'               |                   |                 |                 |        |  |  |  |  |
| bit 14        | -   | IA Channel 1                                   |                   | omplete Interr    | unt Enable bit  |                 |        |  |  |  |  |
|               | 1 = Interrupt                               | request enable<br>request not en               | ed                |                   |                 |                 |        |  |  |  |  |
| bit 13        | -   | 1 Conversion (                                 |                   | upt Enable bit    |                 |                 |        |  |  |  |  |
|               |   | request enable<br>request not en               |                   |                   |                 |                 |        |  |  |  |  |
| bit 12        | U1TXIE: UA                                  | U1TXIE: UART1 Transmitter Interrupt Enable bit |                   |                   |                 |                 |        |  |  |  |  |
|               |   | request enable request not en                  |                   |                   |                 |                 |        |  |  |  |  |
| bit 11        | U1RXIE: UART1 Receiver Interrupt Enable bit |  |                   |                   |                 |                 |        |  |  |  |  |
|               |   | request enable<br>request not en               |                   |                   |                 |                 |        |  |  |  |  |
| bit 10        | SPI1IE: SPI1 Event Interrupt Enable bit     |  |                   |                   |                 |                 |        |  |  |  |  |
|               |   | request enable<br>request not en               |                   |                   |                 |                 |        |  |  |  |  |
| bit 9         | SPI1EIE: SPI1 Error Interrupt Enable bit    |  |                   |                   |                 |                 |        |  |  |  |  |
|               |   | request enable request not en                  |                   |                   |                 |                 |        |  |  |  |  |
| bit 8         | T3IE: Timer3 Interrupt Enable bit           |  |                   |                   |                 |                 |        |  |  |  |  |
|               |   | request enable<br>request not en               |                   |                   |                 |                 |        |  |  |  |  |
| bit 7         | T2IE: Timer2 Interrupt Enable bit           |  |                   |                   |                 |                 |        |  |  |  |  |
|               |   | request enable<br>request not en               |                   |                   |                 |                 |        |  |  |  |  |
| bit 6         | OC2IE: Outp                                 | out Compare C                                  | nannel 2 Interro  | upt Enable bit    |                 |                 |        |  |  |  |  |
|               |   | request enable<br>request not en               |                   |                   |                 |                 |        |  |  |  |  |
| bit 5         | IC2IE: Input                                | Capture Chanr                                  | nel 2 Interrupt E | Enable bit        |                 |                 |        |  |  |  |  |
|               |   | request enable<br>request not en               |                   |                   |                 |                 |        |  |  |  |  |
| bit 4         | DMAOIE: DM                                  | IA Channel 0 [                                 | Data Transfer C   | omplete Interr    | upt Enable bit  |                 |        |  |  |  |  |
|               |   | request enable<br>request not en               |                   |                   |                 |                 |        |  |  |  |  |
| bit 3         | T1IE: Timer1                                | Interrupt Enat                                 | ole bit           |                   |                 |                 |        |  |  |  |  |
|               |   | request enable<br>request not en               |                   |                   |                 |                 |        |  |  |  |  |

# REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

### REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

| bit 2 | OC1IE: Output Compare Channel 1 Interrupt Enable bit        |
|-------|---|
| bit 2 | <b>OC1IE:</b> Output Compare Channel 1 Interrupt Enable bit |

- 1 = Interrupt request enabled
- 0 = Interrupt request not enabled
- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
  - 1 = Interrupt request enabled
    - 0 = Interrupt request not enabled
- bit 0 INTOIE: External Interrupt 0 Flag Status bit
  - 1 = Interrupt request enabled
    - 0 = Interrupt request not enabled

| R/W-0         | R/W-0  | R/W-0  | R/W-0            | R/W-0            | R/W-0           | R/W-0           | R/W-0   |  |  |  |  |
|---------------|--|--|------------------|------------------|-----------------|-----------------|---------|--|--|--|--|
| U2TXIE        | U2RXIE   | INT2IE   | T5IE             | T4IE             | OC4IE           | OC3IE           | DMA2IE  |  |  |  |  |
| bit 15        |  |  |                  |                  |                 |                 | bit 8   |  |  |  |  |
| R/W-0         | R/W-0  | U-0  | R/W-0            | R/W-0            | R/W-0           | R/W-0           | R/W-0   |  |  |  |  |
| IC8IE         | IC7IE  | _  | INT1IE           | CNIE             | CMIE            | MI2C1IE         | SI2C1IE |  |  |  |  |
| bit 7         |  |  |                  |                  |                 |                 | bit (   |  |  |  |  |
| Legend:       |  |  |                  |                  |                 |                 |         |  |  |  |  |
| R = Readable  | e bit  | W = Writable   | bit              | U = Unimpler     | nented bit, rea | d as '0'        |         |  |  |  |  |
| -n = Value at | POR  | '1' = Bit is se  | t                | '0' = Bit is cle | ared            | x = Bit is unkr | nown    |  |  |  |  |
| bit 15        |  | ART2 Transmitte  | er Interrunt Ena | ble bit          |                 |                 |         |  |  |  |  |
| bit 15        |  | t request enable   | -                |                  |                 |                 |         |  |  |  |  |
|               |  | t request not en   |                  |                  |                 |                 |         |  |  |  |  |
| bit 14        | U2RXIE: UA   | ART2 Receiver  | nterrupt Enabl   | e bit            |                 |                 |         |  |  |  |  |
|               | •  | t request enable<br>t request not en   |                  |                  |                 |                 |         |  |  |  |  |
| bit 13        | 0 = Interrupt request not enabled<br>INT2IE: External Interrupt 2 Enable bit                                       |  |                  |                  |                 |                 |         |  |  |  |  |
|               | 1 = Interrup   | t request enable<br>t request not en   | ed               |                  |                 |                 |         |  |  |  |  |
| bit 12        | -  | T5IE: Timer5 Interrupt Enable bit  |                  |                  |                 |                 |         |  |  |  |  |
|               |  | t request enable   |                  |                  |                 |                 |         |  |  |  |  |
|               | 0 = Interrup   | t request not en   | abled            |                  |                 |                 |         |  |  |  |  |
| bit 11        | T4IE: Timer4 Interrupt Enable bit  |  |                  |                  |                 |                 |         |  |  |  |  |
|               |  | t request enable   |                  |                  |                 |                 |         |  |  |  |  |
| bit 10        | -  | t request not en   |                  | unt Enable hit   |                 |                 |         |  |  |  |  |
|               | <b>OC4IE:</b> Output Compare Channel 4 Interrupt Enable bit<br>1 = Interrupt request enabled                       |  |                  |                  |                 |                 |         |  |  |  |  |
|               |  | t request not en   |                  |                  |                 |                 |         |  |  |  |  |
| bit 9         | OC3IE: Output Compare Channel 3 Interrupt Enable bit   |  |                  |                  |                 |                 |         |  |  |  |  |
|               | •  | t request enable<br>t request not en   |                  |                  |                 |                 |         |  |  |  |  |
| bit 8         | -  | MA Channel 2 [   |                  | Complete Interr  | upt Enable bit  |                 |         |  |  |  |  |
|               | •  | t request enable<br>t request not en   |                  |                  |                 |                 |         |  |  |  |  |
| bit 7         | <ul> <li>0 = Interrupt request not enabled</li> <li>IC8IE: Input Capture Channel 8 Interrupt Enable bit</li> </ul> |  |                  |                  |                 |                 |         |  |  |  |  |
|               | 1 = Interrup   | t request enable<br>t request not en   | d                |                  |                 |                 |         |  |  |  |  |
| bit 6         | •  | -  |                  | Enable bit       |                 |                 |         |  |  |  |  |
|               | -  | IC7IE: Input Capture Channel 7 Interrupt Enable bit<br>1 = Interrupt request enabled |                  |                  |                 |                 |         |  |  |  |  |
|               | 0 = Interrup   | t request not en   | abled            |                  |                 |                 |         |  |  |  |  |
| bit 5         | -  | ented: Read as   |                  |                  |                 |                 |         |  |  |  |  |
| bit 4         |  | ernal Interrupt 1  |                  |                  |                 |                 |         |  |  |  |  |
|               | •  | t request enable<br>t request not en   |                  |                  |                 |                 |         |  |  |  |  |
| bit 3         | -  | Change Notific   |                  | Enable bit       |                 |                 |         |  |  |  |  |
| Dit U         |  | t request enable   | -                |                  |                 |                 |         |  |  |  |  |
|               | •  | t request not en   |                  |                  |                 |                 |         |  |  |  |  |
|               |  |  |                  |                  |                 |                 |         |  |  |  |  |

# REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

### REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

- 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled
- bit 1 MI2C1IE: I2C1 Master Events Interrupt Enable bit
  - 1 = Interrupt request enabled
    - 0 = Interrupt request not enabled
- bit 0 SI2C1IE: I2C1 Slave Events Interrupt Enable bit
  - 1 = Interrupt request enabled
    - 0 = Interrupt request not enabled

| <b>Legend:</b><br>R = Readable<br>-n = Value at F               |  | PMPIE<br>U-0<br>—<br>W = Writable<br>'1' = Bit is set | R/W-0<br>DMA3IE | R/W-0<br>C1IE <sup>(1)</sup> | —<br>R/W-0<br>C1RXIE <sup>(1)</sup> | R/W-0<br>SPI2IE | R/W-0<br>SPI2EIE |  |  |  |
|---|--|---|-----------------|------------------------------|-------------------------------------|-----------------|------------------|--|--|--|
| U-0<br>—<br>bit 7<br>Legend:<br>R = Readable<br>-n = Value at F | bit  | —<br>W = Writable                                     | DMA3IE          |                              |                                     |                 | R/W-0<br>SPI2EIE |  |  |  |
|   | bit  | —<br>W = Writable                                     | DMA3IE          |                              |                                     |                 | SPI2EIE          |  |  |  |
|   | bit  | —<br>W = Writable                                     | DMA3IE          |                              |                                     |                 | SPI2EIE          |  |  |  |
|   |  |   |                 | C1IE <sup>(1)</sup>          | C1RXIE <sup>(1)</sup>               | SPI2IE          |                  |  |  |  |
| <b>Legend:</b><br>R = Readable<br>-n = Value at F               |  |   | bit             |                              |                                     |                 | hit              |  |  |  |
| R = Readable<br>-n = Value at F                                 |  |   | bit             |                              |                                     |                 | Dit              |  |  |  |
| R = Readable<br>-n = Value at F                                 |  |   | bit             |                              |                                     |                 |                  |  |  |  |
| -n = Value at F   |  |   | bit             |                              |                                     | (0)             |                  |  |  |  |
|   | OR   | 1' = Bit is set                                       |                 | -                            | nented bit, read                    |                 |                  |  |  |  |
|   |  |   |                 | '0' = Bit is cle             | ared                                | x = Bit is unkr | nown             |  |  |  |
| bit 15  | Unimplement  | <b>od:</b> Pood oc (                                  | o'              |                              |                                     |                 |                  |  |  |  |
| bit 14  | •  |   |                 | Complete Interr              | unt Enchlo hit                      |                 |                  |  |  |  |
| DIL 14  | 1 = Interrupt re   |   |                 | complete inten               | upt Enable bit                      |                 |                  |  |  |  |
|   | 0 = Interrupt re   |   |                 |                              |                                     |                 |                  |  |  |  |
| bit 13  | PMPIE: Parall  | •   |                 | ble bit                      |                                     |                 |                  |  |  |  |
|   | 1 = Interrupt re   | equest enable   | d               |                              |                                     |                 |                  |  |  |  |
|   | 0 = Interrupt re   | equest not ena  | abled           |                              |                                     |                 |                  |  |  |  |
| bit 12-5  | Unimplement  | ted: Read as '  | 0'              |                              |                                     |                 |                  |  |  |  |
| bit 4   | DMA3IE: DMA  |   |                 | Complete Interr              | upt Enable bit                      |                 |                  |  |  |  |
|   | <ol> <li>I = Interrupt request enabled</li> <li>0 = Interrupt request has enabled</li> </ol> |   |                 |                              |                                     |                 |                  |  |  |  |
| <b>h</b> # 0  |  | •   |                 |                              |                                     |                 |                  |  |  |  |
| bit 3   | <b>C1IE:</b> ECAN1<br>1 = Interrupt re   |   |                 | ·                            |                                     |                 |                  |  |  |  |
|   | 0 = Interrupt re   |   |                 |                              |                                     |                 |                  |  |  |  |
| bit 2   | C1RXIE: ECA  | N1 Receive D  | ata Ready Inte  | errupt Enable b              | <sub>Dit</sub> (1)                  |                 |                  |  |  |  |
|   | 1 = Interrupt request enabled  |   |                 |                              |                                     |                 |                  |  |  |  |
|   | 0 = Interrupt re   | equest not ena  | abled           |                              |                                     |                 |                  |  |  |  |
| bit 1   | SPI2IE: SPI2   | •   |                 |                              |                                     |                 |                  |  |  |  |
|   | 1 = Interrupt re   |   |                 |                              |                                     |                 |                  |  |  |  |
| hit 0   | 0 = Interrupt re   | •   |                 |                              |                                     |                 |                  |  |  |  |
| bit 0   | <b>SPI2EIE:</b> SPI2<br>1 = Interrupt re   | •   |                 |                              |                                     |                 |                  |  |  |  |
|   | 0 = Interrupt re   |   |                 |                              |                                     |                 |                  |  |  |  |

Note 1: Interrupts disabled on devices without ECAN<sup>™</sup> modules.

| REGISTER 7-13: | IEC3: INTERRUPT ENABLE CONTROL REGISTER 3 |
|----------------|---|
|----------------|---|

| U-0                               | R/W-0                         | R/W-0            | U-0            | U-0                                | U-0 | U-0                | U-0   |  |
|-----------------------------------|-------------------------------|------------------|----------------|------------------------------------|-----|--------------------|-------|--|
| —                                 | RTCIE                         | DMA5IE           | —              | —                                  | —   | —                  | —     |  |
| bit 15                            |                               |                  |                |                                    |     |                    | bit 8 |  |
|                                   |                               |                  |                |                                    |     |                    |       |  |
| U-0                               | U-0                           | U-0              | U-0            | U-0                                | U-0 | U-0                | U-0   |  |
| —                                 | —                             | —                | —              | _                                  | —   | —                  | —     |  |
| bit 7                             |                               | •                |                |                                    |     | •                  | bit 0 |  |
|                                   |                               |                  |                |                                    |     |                    |       |  |
| Legend:                           |                               |                  |                |                                    |     |                    |       |  |
| R = Readable                      | bit                           | W = Writable     | oit            | U = Unimplemented bit, read as '0' |     |                    |       |  |
| -n = Value at POR '1' = Bit is se |                               | '1' = Bit is set |                | '0' = Bit is cleared               |     | x = Bit is unknown |       |  |
|                                   |                               |                  |                |                                    |     |                    |       |  |
| bit 15                            | Unimplemen                    | ted: Read as 'd  | )'             |                                    |     |                    |       |  |
| bit 14                            | RTCIE: Real-                  | Time Clock and   | d Calendar Int | errupt Enable                      | bit |                    |       |  |
|                                   | 1 = Interrupt request enabled |                  |                |                                    |     |                    |       |  |

0 = Interrupt request not enabled

bit 13 DMA5IE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit

1 = Interrupt request enabled

0 = Interrupt request not enabled

bit 12-0 Unimplemented: Read as '0'

| U-0          | U-0  | U-0  | U-0            | U-0              | U-0                | U-0                | U-0   |  |  |  |  |
|--------------|--|--|----------------|------------------|--------------------|--------------------|-------|--|--|--|--|
| _            |  | —  | —              | —                | _                  | <u> </u>           | —     |  |  |  |  |
| bit 15       |  |  |                |                  |                    |                    | bit 8 |  |  |  |  |
| U-0          | R/W-0  | R/W-0  | R/W-0          | R/W-0            | R/W-0              | R/W-0              | U-0   |  |  |  |  |
| _            | C1TXIE <sup>(1)</sup>  | DMA7IE   | DMA6IE         | CRCIE            | U2EIE              | U1EIE              |       |  |  |  |  |
| bit 7        |  |  |                |                  |                    |                    | bit ( |  |  |  |  |
| Legend:      |  |  |                |                  |                    |                    |       |  |  |  |  |
| R = Readab   | le bit   | W = Writable   | bit            | U = Unimpler     | nented bit, read   | d as '0'           |       |  |  |  |  |
| -n = Value a | It POR   | '1' = Bit is set   |                | '0' = Bit is cle | ared               | x = Bit is unknown |       |  |  |  |  |
| bit 15-7     | Unimplement  | t <b>ad:</b> Read as '   | ٥'             |                  |                    |                    |       |  |  |  |  |
| bit 6        | -  |  |                | torrupt Epoblo   | <sub>ь:+</sub> (1) |                    |       |  |  |  |  |
|              |  | <b>C1TXIE:</b> ECAN1 Transmit data request Interrupt Enable bit <sup>(1)</sup><br>1 = Interrupt request occurred |                |                  |                    |                    |       |  |  |  |  |
|              | 0 = Interrupt request not occurred   |  |                |                  |                    |                    |       |  |  |  |  |
| bit 5        | •  | •  |                | Complete Interr  | upt Enable bit     |                    |       |  |  |  |  |
|              | 1 = Interrupt request enabled  |  |                |                  |                    |                    |       |  |  |  |  |
|              | 0 = Interrupt r  | equest not ena   | abled          |                  |                    |                    |       |  |  |  |  |
| bit 4        | DMA6IE: DM   | A Channel 6 D  | ata Transfer C | Complete Interr  | upt Enable bit     |                    |       |  |  |  |  |
|              |  | <ol> <li>I = Interrupt request enabled</li> <li>Interrupt request not enabled</li> </ol>                         |                |                  |                    |                    |       |  |  |  |  |
|              | •  | •  |                |                  |                    |                    |       |  |  |  |  |
| bit 3        | CRCIE: CRC   |  | •              | bit              |                    |                    |       |  |  |  |  |
|              | <ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul> |  |                |                  |                    |                    |       |  |  |  |  |
| bit 2        | 1  | •  |                |                  |                    |                    |       |  |  |  |  |
| DIT Z        |  | U2EIE: UART2 Error Interrupt Enable bit  |                |                  |                    |                    |       |  |  |  |  |
|              | <ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul> |  |                |                  |                    |                    |       |  |  |  |  |
| bit 1        | U1EIE: UART  | -  |                |                  |                    |                    |       |  |  |  |  |
|              | 1 = Interrupt r  |  | •              |                  |                    |                    |       |  |  |  |  |
|              |  | equest not ena   |                |                  |                    |                    |       |  |  |  |  |
| bit 0        | Unimplement  | t <b>ed:</b> Read as '   | 0'             |                  |                    |                    |       |  |  |  |  |
|              |  |  |                |                  |                    |                    |       |  |  |  |  |

#### REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

**Note 1:** Interrupts disabled on devices without ECAN<sup>™</sup> modules.

| U-0           | R/W-1  | R/W-0   | R/W-0          | U-0               | R/W-1          | R/W-0           | R/W-0 |  |  |  |  |
|---------------|--|---|----------------|-------------------|----------------|-----------------|-------|--|--|--|--|
| _             | T1IP<2:0>  |   |                | —                 |                | OC1IP<2:0>      |       |  |  |  |  |
| bit 15        |  |   |                |                   |                |                 | bit 8 |  |  |  |  |
|               |  |   |                |                   |                |                 |       |  |  |  |  |
| U-0           | R/W-1  | R/W-0   | R/W-0          | U-0               | R/W-1          | R/W-0           | R/W-0 |  |  |  |  |
|               |  | IC1IP<2:0>  |                | —                 |                | INT0IP<2:0>     |       |  |  |  |  |
| bit 7         |  |   |                |                   |                |                 | bit ( |  |  |  |  |
| Legend:       |  |   |                |                   |                |                 |       |  |  |  |  |
| R = Readabl   | e bit  | W = Writable  | bit            | U = Unimplei      | mented bit, re | ad as '0'       |       |  |  |  |  |
| -n = Value at |  | (1) = Bit is set  |                | '0' = Bit is cle  |                | x = Bit is unkn | own   |  |  |  |  |
|               |  |   |                |                   |                |                 | own   |  |  |  |  |
| bit 15        | Unimpleme  | ented: Read as '  | 0'             |                   |                |                 |       |  |  |  |  |
| bit 14-12     | T1IP<2:0>:   | Timer1 Interrupt  | Priority bits  |                   |                |                 |       |  |  |  |  |
|               | 111 = Interr   | rupt is priority 7 (l   | highest priori | ty interrupt)     |                |                 |       |  |  |  |  |
|               | •  |   |                |                   |                |                 |       |  |  |  |  |
|               | •  |   |                |                   |                |                 |       |  |  |  |  |
|               |  | rupt is priority 1  |                |                   |                |                 |       |  |  |  |  |
|               |  | upt source is dis   |                |                   |                |                 |       |  |  |  |  |
| bit 11        | -  | ented: Read as '  |                |                   |                |                 |       |  |  |  |  |
| bit 10-8      |  | <b>OC1IP&lt;2:0&gt;:</b> Output Compare Channel 1 Interrupt Priority bits<br>111 = Interrupt is priority 7 (highest priority interrupt) |                |                   |                |                 |       |  |  |  |  |
|               | •  |   | nighest phon   | ty interrupt)     |                |                 |       |  |  |  |  |
|               | •  |   |                |                   |                |                 |       |  |  |  |  |
|               | •<br>001 - Intorr  | rupt in priority 1  |                |                   |                |                 |       |  |  |  |  |
|               |  | 001 = Interrupt is priority 1<br>000 = Interrupt source is disabled   |                |                   |                |                 |       |  |  |  |  |
| bit 7         |  | ented: Read as '  |                |                   |                |                 |       |  |  |  |  |
| bit 6-4       | IC1IP<2:0>   | : Input Capture C   | Channel 1 Int  | errupt Priority b | oits           |                 |       |  |  |  |  |
|               | 111 = Interrupt is priority 7 (highest priority interrupt) |   |                |                   |                |                 |       |  |  |  |  |
|               | •  |   |                |                   |                |                 |       |  |  |  |  |
|               | •  |   |                |                   |                |                 |       |  |  |  |  |
|               |  | rupt is priority 1  |                |                   |                |                 |       |  |  |  |  |
|               |  | upt source is dis   |                |                   |                |                 |       |  |  |  |  |
| bit 3         | -  | ented: Read as '  |                |                   |                |                 |       |  |  |  |  |
| bit 2-0       |  | INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)                              |                |                   |                |                 |       |  |  |  |  |
|               | •  | upt is priority 7 (I  | nignest priori | iy mienupi)       |                |                 |       |  |  |  |  |
|               | •  |   |                |                   |                |                 |       |  |  |  |  |
|               | -  |   |                |                   |                |                 |       |  |  |  |  |
|               | •  | rupt is priority 1  |                |                   |                |                 |       |  |  |  |  |

.

| U-0              | R/W-1   | R/W-0  | R/W-0           | U-0              | R/W-1          | R/W-0           | R/W-0 |  |  |  |  |  |
|------------------|---|--|-----------------|------------------|----------------|-----------------|-------|--|--|--|--|--|
|                  |   | T2IP<2:0>  |                 | _                |                | OC2IP<2:0>      |       |  |  |  |  |  |
| oit 15           |   |  |                 |                  |                |                 | bi    |  |  |  |  |  |
|                  |   |  |                 |                  |                |                 |       |  |  |  |  |  |
| U-0              | R/W-1   | R/W-0  | R/W-0           | U-0              | R/W-1          | R/W-0           | R/W-0 |  |  |  |  |  |
|                  |   | IC2IP<2:0>   |                 | —                |                | DMA0IP<2:0>     |       |  |  |  |  |  |
| bit 7            |   |  |                 |                  |                |                 | bit   |  |  |  |  |  |
| Legend:          |   |  |                 |                  |                |                 |       |  |  |  |  |  |
| R = Readabl      | e bit   | W = Writable   | bit             | U = Unimpler     | mented bit, re | ad as '0'       |       |  |  |  |  |  |
| -n = Value at    | POR   | '1' = Bit is set   |                 | '0' = Bit is cle | ared           | x = Bit is unkn | own   |  |  |  |  |  |
|                  |   |  |                 |                  |                |                 |       |  |  |  |  |  |
| bit 15           | Unimpleme   | nted: Read as '  | )'              |                  |                |                 |       |  |  |  |  |  |
| bit 14-12        | T2IP<2:0>: Timer2 Interrupt Priority bits   |  |                 |                  |                |                 |       |  |  |  |  |  |
|                  | <pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>   |  |                 |                  |                |                 |       |  |  |  |  |  |
|                  | •   | •  |                 |                  |                |                 |       |  |  |  |  |  |
|                  | •   |  |                 |                  |                |                 |       |  |  |  |  |  |
|                  |   | upt is priority 1  | ablad           |                  |                |                 |       |  |  |  |  |  |
| bit 11           |   | 000 = Interrupt source is disabled<br>Unimplemented: Read as '0'   |                 |                  |                |                 |       |  |  |  |  |  |
| bit 10-8         | -   |  |                 | Interrupt Prior  | ity hits       |                 |       |  |  |  |  |  |
|                  | <b>OC2IP&lt;2:0&gt;:</b> Output Compare Channel 2 Interrupt Priority bits<br>111 = Interrupt is priority 7 (highest priority interrupt) |  |                 |                  |                |                 |       |  |  |  |  |  |
|                  | •   |  | 5               | <b>y</b>         |                |                 |       |  |  |  |  |  |
|                  | •   |  |                 |                  |                |                 |       |  |  |  |  |  |
|                  | •<br>001 = Interr   | upt is priority 1  |                 |                  |                |                 |       |  |  |  |  |  |
|                  |   | upt source is dis  | abled           |                  |                |                 |       |  |  |  |  |  |
| bit 7            | Unimpleme   | nted: Read as '  | )'              |                  |                |                 |       |  |  |  |  |  |
| bit 6-4          |   | Input Capture C  |                 |                  | its            |                 |       |  |  |  |  |  |
|                  | 111 = Interrupt is priority 7 (highest priority interrupt)  |  |                 |                  |                |                 |       |  |  |  |  |  |
|                  | •   |  |                 |                  |                |                 |       |  |  |  |  |  |
|                  | •   |  |                 |                  |                |                 |       |  |  |  |  |  |
|                  |   | upt is priority 1  | a h l a d       |                  |                |                 |       |  |  |  |  |  |
| h:+ 0            |   | upt source is dis  |                 |                  |                |                 |       |  |  |  |  |  |
| bit 3<br>bit 2-0 | -   | nted: Read as '(   |                 | nofor Complete   | Interrupt Drie | vrity bito      |       |  |  |  |  |  |
| DIL 2-0          |   | <b>DMA0IP&lt;2:0&gt;:</b> DMA Channel 0 Data Transfer Complete Interrupt Priority bits<br>111 = Interrupt is priority 7 (highest priority interrupt) |                 |                  |                |                 |       |  |  |  |  |  |
|                  | •   |  | ingridet priori |                  |                |                 |       |  |  |  |  |  |
|                  | •   |  |                 |                  |                |                 |       |  |  |  |  |  |
|                  | •   |  |                 |                  |                |                 |       |  |  |  |  |  |
|                  | 001 - Interr  | upt is priority 1  |                 |                  |                |                 |       |  |  |  |  |  |

| U-0          | R/W-1  | R/W-0   | R/W-0           | U-0              | R/W-1          | R/W-0           | R/W-0 |  |
|--------------|--|---|-----------------|------------------|----------------|-----------------|-------|--|
| _            |  | U1RXIP<2:0>   |                 | _                |                | SPI1IP<2:0>     |       |  |
| bit 15       |  |   |                 |                  |                |                 | bit 8 |  |
|              |  |   |                 |                  |                |                 |       |  |
| U-0          | R/W-1  | R/W-0   | R/W-0           | U-0              | R/W-1          | R/W-0           | R/W-0 |  |
| _            |  | SPI1EIP<2:0>  |                 |                  |                | T3IP<2:0>       |       |  |
| bit 7        |  |   |                 |                  |                |                 | bit C |  |
| Legend:      |  |   |                 |                  |                |                 |       |  |
| R = Readab   | ole bit  | W = Writable  | bit             | U = Unimplei     | mented bit, re | ad as '0'       |       |  |
| -n = Value a | at POR   | '1' = Bit is set  |                 | '0' = Bit is cle | eared          | x = Bit is unkn | own   |  |
|              |  |   |                 |                  |                |                 |       |  |
| bit 15       | -  | ented: Read as '  |                 |                  |                |                 |       |  |
| bit 14-12    |  | 0>: UART1 Rece  | -               | -                |                |                 |       |  |
|              | 111 = Inter  | rupt is priority 7 (I   | highest priorit | ty interrupt)    |                |                 |       |  |
|              | •  |   |                 |                  |                |                 |       |  |
|              | •  |   |                 |                  |                |                 |       |  |
|              |  | rupt is priority 1  |                 |                  |                |                 |       |  |
|              |  | rupt source is dis  |                 |                  |                |                 |       |  |
| bit 11       | -  | ented: Read as '  |                 |                  |                |                 |       |  |
| bit 10-8     |  | >: SPI1 Event In  |                 | •                |                |                 |       |  |
|              |  | rupt is priority 7 (I   | nignest priori  | ty interrupt)    |                |                 |       |  |
|              | •  |   |                 |                  |                |                 |       |  |
|              | •  |   |                 |                  |                |                 |       |  |
|              |  | <ul> <li>Interrupt is priority 1</li> <li>Interrupt source is disabled</li> </ul> |                 |                  |                |                 |       |  |
| bit 7        |  | ented: Read as '  |                 |                  |                |                 |       |  |
| bit 6-4      | -  | :0>: SPI1 Error Ir  |                 | tu hita          |                |                 |       |  |
| DIL 0-4      |  | rupt is priority 7 (I   | -               | -                |                |                 |       |  |
|              | •  |   | nighest phon    | ly interrupt)    |                |                 |       |  |
|              | •  |   |                 |                  |                |                 |       |  |
|              | •  | www.tio.wwi.o.wity.d  |                 |                  |                |                 |       |  |
|              |  | rupt is priority 1<br>rupt source is dis  | abled           |                  |                |                 |       |  |
| bit 3        | 000 = Interrupt source is disabled<br>Unimplemented: Read as '0' |   |                 |                  |                |                 |       |  |
| bit 2-0      | -  | Timer3 Interrupt  |                 |                  |                |                 |       |  |
|              |  | rupt is priority 7 (I   | •               | ty interrupt)    |                |                 |       |  |
|              | •  |   | 5 1             | /                |                |                 |       |  |
|              | •  |   |                 |                  |                |                 |       |  |
|              | •<br>001 – Inter   | rupt is priority 1  |                 |                  |                |                 |       |  |
|              |  | rupt is priority i<br>rupt source is dis  |                 |                  |                |                 |       |  |

000 = Interrupt source is disabled

| U-0          | U-0  | U-0  | U-0             | U-0              | R/W-1           | R/W-0           | R/W-0 |  |  |  |
|--------------|--|--|-----------------|------------------|-----------------|-----------------|-------|--|--|--|
| _            | _  |  | _               |                  |                 | DMA1IP<2:0>     |       |  |  |  |
| bit 15       |  |  |                 |                  | •               |                 | bit 8 |  |  |  |
|              |  |  |                 |                  |                 |                 |       |  |  |  |
| U-0          | R/W-1  | R/W-0  | R/W-0           | U-0              | R/W-1           | R/W-0           | R/W-0 |  |  |  |
|              |  | AD1IP<2:0>   |                 |                  |                 | U1TXIP<2:0>     |       |  |  |  |
| bit 7        |  |  |                 |                  |                 |                 | bit ( |  |  |  |
| Legend:      |  |  |                 |                  |                 |                 |       |  |  |  |
| R = Readab   | ole bit  | W = Writable   | bit             | U = Unimpler     | mented bit, rea | d as '0'        |       |  |  |  |
| -n = Value a |  | '1' = Bit is set   |                 | '0' = Bit is cle |                 | x = Bit is unkr | nown  |  |  |  |
|              |  |  |                 |                  |                 |                 |       |  |  |  |
| bit 15-11    | Unimpleme  | nted: Read as  | 0'              |                  |                 |                 |       |  |  |  |
| bit 10-8     | DMA1IP<2:  | 0>: DMA Chanr  | nel 1 Data Tra  | nsfer Complete   | Interrupt Prior | ity bits        |       |  |  |  |
|              | 111 = Interrupt is priority 7 (highest priority interrupt) |  |                 |                  |                 |                 |       |  |  |  |
|              | •  |  |                 |                  |                 |                 |       |  |  |  |
|              | •  |  |                 |                  |                 |                 |       |  |  |  |
|              | •<br>001 – Interr  | upt is priority 1  |                 |                  |                 |                 |       |  |  |  |
|              |  | upt source is dis  | sabled          |                  |                 |                 |       |  |  |  |
| bit 7        | Unimpleme  | nted: Read as '  | 0'              |                  |                 |                 |       |  |  |  |
| bit 6-4      | AD1IP<2:0>   | AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits |                 |                  |                 |                 |       |  |  |  |
|              | 111 = Interrupt is priority 7 (highest priority interrupt) |  |                 |                  |                 |                 |       |  |  |  |
|              |  |  |                 |                  |                 |                 |       |  |  |  |
|              | •  |  |                 |                  |                 |                 |       |  |  |  |
|              | 001 = Interrupt is priority 1                              |  |                 |                  |                 |                 |       |  |  |  |
|              |  | upt source is dis  | sabled          |                  |                 |                 |       |  |  |  |
| bit 3        | Unimpleme  | nted: Read as  | 0'              |                  |                 |                 |       |  |  |  |
| bit 2-0      | U1TXIP<2:0   | )>: UART1 Tran   | smitter Interru | pt Priority bits |                 |                 |       |  |  |  |
|              | 111 = Interr   | upt is priority 7 (  | highest priorit | ty interrupt)    |                 |                 |       |  |  |  |
|              |  |  |                 |                  |                 |                 |       |  |  |  |
|              | •  |  |                 |                  |                 |                 |       |  |  |  |
|              | •  |  |                 |                  |                 |                 |       |  |  |  |

001 = Interrupt is priority 1 000 = Interrupt source is disabled

| U-0          | R/W-1              | R/W-0  | R/W-0           | U-0               | R/W-1          | R/W-0           | R/W-0 |  |
|--------------|--------------------|--|-----------------|-------------------|----------------|-----------------|-------|--|
| _            |                    | CNIP<2:0>  |                 |                   |                | CMIP<2:0>       |       |  |
| bit 15       |                    |  |                 |                   |                |                 | bit 8 |  |
|              |                    |  |                 |                   |                |                 |       |  |
| U-0          | R/W-1              | R/W-0  | R/W-0           | U-0               | R/W-1          | R/W-0           | R/W-0 |  |
| _            |                    | MI2C1IP<2:0>   |                 | —                 |                | SI2C1IP<2:0>    |       |  |
| bit 7        |                    |  |                 |                   |                |                 | bit C |  |
| Legend:      |                    |  |                 |                   |                |                 |       |  |
| R = Readab   | le bit             | W = Writable   | bit             | U = Unimpler      | mented bit, re | ead as '0'      |       |  |
| -n = Value a | t POR              | '1' = Bit is set   |                 | '0' = Bit is cle  | ared           | x = Bit is unkn | own   |  |
|              |                    |  |                 |                   |                |                 |       |  |
| bit 15       | Unimpleme          | nted: Read as '  | כ'              |                   |                |                 |       |  |
| bit 14-12    |                    | Change Notifica  |                 | -                 |                |                 |       |  |
|              | 111 = Interro      | upt is priority 7 (  | highest priorit | y interrupt)      |                |                 |       |  |
|              | •                  |  |                 |                   |                |                 |       |  |
|              | •                  |  |                 |                   |                |                 |       |  |
|              |                    | upt is priority 1  |                 |                   |                |                 |       |  |
|              |                    | upt source is dis  |                 |                   |                |                 |       |  |
| bit 11       | -                  | nted: Read as '  |                 |                   |                |                 |       |  |
| bit 10-8     |                    | Comparator Inte  |                 |                   |                |                 |       |  |
|              |                    | upt is priority 7 (  | nignest priorit | y interrupt)      |                |                 |       |  |
|              | •                  |  |                 |                   |                |                 |       |  |
|              | •                  |  |                 |                   |                |                 |       |  |
|              |                    | upt is priority 1<br>upt source is dis   | ablad           |                   |                |                 |       |  |
| bit 7        |                    | nted: Read as '  |                 |                   |                |                 |       |  |
| bit 6-4      | -                  |  |                 | unt Priority hits |                |                 |       |  |
|              |                    | MI2C1IP<2:0>: I2C1 Master Events Interrupt Priority bits<br>111 = Interrupt is priority 7 (highest priority interrupt) |                 |                   |                |                 |       |  |
|              | •                  |  | 5               |                   |                |                 |       |  |
|              | •                  |  |                 |                   |                |                 |       |  |
|              | •<br>001 = Interri | upt is priority 1  |                 |                   |                |                 |       |  |
|              |                    | upt source is dis  | abled           |                   |                |                 |       |  |
| bit 3        | Unimpleme          | nted: Read as '  | כי              |                   |                |                 |       |  |
| bit 2-0      | SI2C1IP<2:0        | <b>)&gt;:</b> I2C1 Slave E   | vents Interru   | pt Priority bits  |                |                 |       |  |
|              | 111 = Interro      | upt is priority 7 (  | highest priorit | y interrupt)      |                |                 |       |  |
|              | •                  |  |                 |                   |                |                 |       |  |
|              | •                  |  |                 |                   |                |                 |       |  |
|              | 001 = Interro      | upt is priority 1  |                 |                   |                |                 |       |  |
|              |                    | unt courco is dis  |                 |                   |                |                 |       |  |

#### 000 = Interrupt source is disabled

| REGISTER 7-20: | IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5 |  |
|----------------|---|--|
|                |   |  |

| U-0          | R/W-1                                      | R/W-0   | R/W-0           | U-0                                      | R/W-1           | R/W-0       | R/W-0 |  |
|--------------|--|---|-----------------|--|-----------------|-------------|-------|--|
| _            |  | IC8IP<2:0>  |                 |  |                 | IC7IP<2:0>  |       |  |
| bit 15       |  |   |                 |  |                 |             | bit   |  |
| U-0          | U-1  | U-0   | U-0             | U-0                                      | R/W-1           | R/W-0       | R/W-0 |  |
|              | —  | _   |                 | —  |                 | INT1IP<2:0> |       |  |
| bit 7        |  |   |                 |  |                 |             | bit   |  |
| Legend:      |  |   |                 |  |                 |             |       |  |
| R = Readab   | le bit                                     | W = Writable  | bit             | U = Unimplen                             | nented bit, rea | d as '0'    |       |  |
| -n = Value a | Value at POR '1' = Bit is set              |   |                 | 0' = Bit is cleared $x = Bit is unknown$ |                 |             |       |  |
| bit 11       |  | ot is priority 1<br>ot source is dis<br><b>ted:</b> Read as ' |                 |  |                 |             |       |  |
| bit 10-8     | 111 = Interrup<br>•<br>•<br>001 = Interrup | ot is priority 7 (  | highest priorit | errupt Priority bi<br>y interrupt)       | ts              |             |       |  |
| bit 7-3      | Unimplement                                | ted: Read as '  | כי              |  |                 |             |       |  |
| bit 2-0      |  |   |                 |  |                 |             |       |  |

| U-0           | R/W-1         | R/W-0                                  | R/W-0           | U-0              | R/W-1            | R/W-0           | R/W-0 |
|---------------|---------------|--|-----------------|------------------|------------------|-----------------|-------|
| —             |               | T4IP<2:0>                              |                 | _                |                  | OC4IP<2:0>      |       |
| bit 15        |               |  |                 |                  |                  |                 | bit 8 |
|               | R/W-1         | R/W-0                                  | R/W-0           | 11.0             |                  | R/W-0           | R/W-0 |
| U-0           | R/VV-1        | OC3IP<2:0>                             | K/W-U           | U-0              | R/W-1            | DMA2IP<2:0>     | R/W-U |
| <br>oit 7     |               | 0031P<2.0>                             |                 |                  |                  | DIVIAZIP<2.0>   | bit 0 |
|               |               |  |                 |                  |                  |                 |       |
| _egend:       |               |  |                 |                  |                  |                 |       |
| R = Readabl   |               | W = Writable                           |                 | -                | mented bit, re   |                 |       |
| -n = Value at | POR           | '1' = Bit is set                       |                 | '0' = Bit is cle | eared            | x = Bit is unkn | own   |
| bit 15        | Unimpleme     | nted: Read as '                        | כי              |                  |                  |                 |       |
| bit 14-12     | T4IP<2:0>:    | Timer4 Interrupt                       | Priority bits   |                  |                  |                 |       |
|               | 111 = Interru | upt is priority 7 (I                   | highest priorit | y interrupt)     |                  |                 |       |
|               | •             |  |                 |                  |                  |                 |       |
|               | •             |  |                 |                  |                  |                 |       |
|               | 001 = Interru | upt is priority 1                      |                 |                  |                  |                 |       |
|               |               | upt source is dis                      | abled           |                  |                  |                 |       |
| oit 11        | Unimpleme     | nted: Read as 'o                       | כ'              |                  |                  |                 |       |
| oit 10-8      |               | : Output Compa                         |                 |                  | rity bits        |                 |       |
|               | 111 = Interru | upt is priority 7 (I                   | highest priorit | y interrupt)     |                  |                 |       |
|               | •             |  |                 |                  |                  |                 |       |
|               | •             |  |                 |                  |                  |                 |       |
|               |               | upt is priority 1<br>upt source is dis | abled           |                  |                  |                 |       |
| bit 7         |               | nted: Read as '                        |                 |                  |                  |                 |       |
| bit 6-4       | -             | : Output Compa                         |                 | Interrupt Prior  | rity bits        |                 |       |
|               |               | upt is priority 7 (I                   |                 |                  |                  |                 |       |
|               | •             |  |                 |                  |                  |                 |       |
|               | •             |  |                 |                  |                  |                 |       |
|               |               | upt is priority 1<br>upt source is dis | abled           |                  |                  |                 |       |
| bit 3         |               | hted: Read as 'd                       |                 |                  |                  |                 |       |
| oit 2-0       | -             | D>: DMA Channe                         |                 | sfer Complete    | e Interrupt Pric | ority bits      |       |
|               |               | upt is priority 7 (I                   |                 |                  | ·                |                 |       |
|               | •             |  |                 |                  |                  |                 |       |
|               | •             |  |                 |                  |                  |                 |       |
|               | 001 = Interru | upt is priority 1                      |                 |                  |                  |                 |       |
|               |               | upt source is dis                      |                 |                  |                  |                 |       |

| U-0          | R/W-1        | R/W-0                                  | R/W-0          | U-0              | R/W-1           | R/W-0           | R/W-0 |
|--------------|--------------|--|----------------|------------------|-----------------|-----------------|-------|
| —            |              | U2TXIP<2:0>                            |                |                  |                 | U2RXIP<2:0>     |       |
| bit 15       |              |  |                |                  |                 |                 | bit 8 |
|              |              |  |                |                  |                 |                 |       |
| U-0          | R/W-1        | R/W-0                                  | R/W-0          | U-0              | R/W-1           | R/W-0           | R/W-0 |
| —            |              | INT2IP<2:0>                            |                |                  |                 | T5IP<2:0>       |       |
| bit 7        |              |  |                |                  |                 |                 | bit ( |
| Legend:      |              |  |                |                  |                 |                 |       |
| R = Readab   | le bit       | W = Writable                           | bit            | U = Unimple      | mented bit, rea | ad as '0'       |       |
| -n = Value a | t POR        | '1' = Bit is set                       |                | '0' = Bit is cle | eared           | x = Bit is unkr | nown  |
|              |              |  |                |                  |                 |                 |       |
| bit 15       | -            | ented: Read as '                       |                |                  |                 |                 |       |
| bit 14-12    |              | <b>D&gt;:</b> UART2 Trans              |                |                  |                 |                 |       |
|              |              | upt is priority 7 (                    | nignest priori | ty interrupt)    |                 |                 |       |
|              | •            |  |                |                  |                 |                 |       |
|              | •            |  |                |                  |                 |                 |       |
|              |              | upt is priority 1<br>upt source is dis | abled          |                  |                 |                 |       |
| bit 11       |              | ented: Read as '                       |                |                  |                 |                 |       |
| bit 10-8     | -            | 0>: UART2 Rece                         |                | t Priority bits  |                 |                 |       |
|              |              | upt is priority 7 (                    | -              | -                |                 |                 |       |
|              | •            |  |                |                  |                 |                 |       |
|              | •            |  |                |                  |                 |                 |       |
|              | 001 = Interr | upt is priority 1                      |                |                  |                 |                 |       |
|              | 000 = Interr | upt source is dis                      | abled          |                  |                 |                 |       |
| bit 7        | Unimpleme    | nted: Read as '                        | 0'             |                  |                 |                 |       |
| bit 6-4      |              | : External Interior                    |                |                  |                 |                 |       |
|              | 111 = Interr | upt is priority 7 (                    | highest priori | ty interrupt)    |                 |                 |       |
|              | •            |  |                |                  |                 |                 |       |
|              | •            |  |                |                  |                 |                 |       |
|              |              | upt is priority 1<br>upt source is dis | abled          |                  |                 |                 |       |
| bit 3        | Unimpleme    | ented: Read as '                       | 0'             |                  |                 |                 |       |
| bit 2-0      | T5IP<2:0>:   | Timer5 Interrupt                       | Priority bits  |                  |                 |                 |       |
|              | 111 = Interr | upt is priority 7 (                    | highest priori | ty interrupt)    |                 |                 |       |
|              | •            |  |                |                  |                 |                 |       |
|              | •            |  |                |                  |                 |                 |       |
|              | 001 = Interr | upt is priority 1                      |                |                  |                 |                 |       |
|              |              | unt cource in die                      |                |                  |                 |                 |       |

000 = Interrupt source is disabled

| U-0          | R/W-1                      | R/W-0                                | R/W-0           | U-0                             | R/W-1                       | R/W-0           | R/W-0 |  |
|--------------|----------------------------|--------------------------------------|-----------------|---------------------------------|-----------------------------|-----------------|-------|--|
| _            |                            | C1IP<2:0> <sup>(1)</sup>             |                 | —                               |                             | C1RXIP<2:0>(1)  |       |  |
| bit 15       |                            |                                      |                 |                                 | •                           |                 | bit 8 |  |
|              |                            |                                      |                 |                                 |                             |                 |       |  |
| U-0          | R/W-1                      | R/W-0                                | R/W-0           | U-0                             | R/W-1                       | R/W-0           | R/W-0 |  |
|              |                            | SPI2IP<2:0>                          |                 | —                               |                             | SPI2EIP<2:0>    |       |  |
| bit 7        |                            |                                      |                 |                                 |                             |                 | bit 0 |  |
| Legend:      |                            |                                      |                 |                                 |                             |                 |       |  |
| R = Readab   | le hit                     | W = Writable                         | hit             | II – I Inimple                  | mented bit, re              | ad as 'O'       |       |  |
| -n = Value a |                            | '1' = Bit is set                     |                 | $0^{\circ} = \text{Bit is cle}$ |                             | x = Bit is unkr | own   |  |
|              | IFOR                       |                                      |                 |                                 | aleu                        |                 | IOWIT |  |
| bit 15       | Unimplemer                 | nted: Read as '                      | 0'              |                                 |                             |                 |       |  |
| bit 14-12    | C1IP<2:0>: E               | ECAN1 Event Ir                       | nterrupt Priori | ty bits <sup>(1)</sup>          |                             |                 |       |  |
|              | 111 = Interru              | pt is priority 7 (                   | highest priorit | y interrupt)                    |                             |                 |       |  |
|              | •                          |                                      |                 |                                 |                             |                 |       |  |
|              | •                          |                                      |                 |                                 |                             |                 |       |  |
|              |                            | pt is priority 1                     |                 |                                 |                             |                 |       |  |
|              |                            | ipt source is dis                    |                 |                                 |                             |                 |       |  |
| bit 11       | Unimplemented: Read as '0' |                                      |                 |                                 |                             |                 |       |  |
| bit 10-8     |                            | >: ECAN1 Rece                        |                 |                                 | riority bits <sup>(1)</sup> |                 |       |  |
|              | 111 = Interru              | pt is priority 7 (                   | highest priorit | y interrupt)                    |                             |                 |       |  |
|              | •                          |                                      |                 |                                 |                             |                 |       |  |
|              | •                          |                                      |                 |                                 |                             |                 |       |  |
|              |                            | pt is priority 1<br>pt source is dis | abled           |                                 |                             |                 |       |  |
| bit 7        |                            | nted: Read as '                      |                 |                                 |                             |                 |       |  |
| bit 6-4      | •                          | : SPI2 Event In                      |                 | v hits                          |                             |                 |       |  |
|              |                            | pt is priority 7 (                   |                 |                                 |                             |                 |       |  |
|              | •                          |                                      | 5               | ,                               |                             |                 |       |  |
|              | •                          |                                      |                 |                                 |                             |                 |       |  |
|              | •<br>001 = Interru         | pt is priority 1                     |                 |                                 |                             |                 |       |  |
|              |                            | pt source is dis                     | abled           |                                 |                             |                 |       |  |
| bit 3        | Unimplemer                 | nted: Read as '                      | 0'              |                                 |                             |                 |       |  |
| bit 2-0      | SPI2EIP<2:0                | >: SPI2 Error Ir                     | nterrupt Priori | ty bits                         |                             |                 |       |  |
|              | 111 = Interru              | pt is priority 7 (                   | highest priorit | y interrupt)                    |                             |                 |       |  |
|              | •                          |                                      |                 |                                 |                             |                 |       |  |
|              | •                          |                                      |                 |                                 |                             |                 |       |  |
|              |                            | pt is priority 1                     |                 |                                 |                             |                 |       |  |
|              | 000 = Interru              | ipt source is dis                    | abled           |                                 |                             |                 |       |  |

Note 1: Interrupts disabled on devices without ECAN<sup>™</sup> modules.

### REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

| U-0             | U-0  | U-0              | U-0 | U-0                                      | U-0   | U-0         | U-0   |
|-----------------|--|------------------|-----|--|-------|-------------|-------|
| _               | —  | —                | —   | —  | —     | —           |       |
| bit 15          |  |                  |     |  |       |             | bit 8 |
|                 |  |                  |     |  |       |             |       |
| U-0             | U-0  | U-0              | U-0 | U-0                                      | R/W-1 | R/W-0       | R/W-0 |
| _               |  | —                | —   | —  |       | DMA3IP<2:0> |       |
| bit 7           |  |                  |     |  |       |             | bit 0 |
|                 |  |                  |     |  |       |             |       |
| Legend:         |  |                  |     |  |       |             |       |
| R = Readable b  | R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' |                  |     |  |       |             |       |
| -n = Value at P | OR   | '1' = Bit is set |     | 0' = Bit is cleared $x = Bit is unknown$ |       |             | iown  |
|                 |  |                  |     |  |       |             |       |

bit 15-3 Unimplemented: Read as '0'

**DMA3IP<2:0>:** DMA Channel 3 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)

•

bit 2-0

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

| REGISTER                     | 7-25: IPC11:  | INTERRUPT           | PRIORITY        |                                    | REGISTER 11     |                    |       |  |
|------------------------------|---------------|---------------------|-----------------|------------------------------------|-----------------|--------------------|-------|--|
| U-0                          | U-0           | U-0                 | U-0             | U-0                                | R/W-1           | R/W-0              | R/W-0 |  |
|                              | _             | _                   |                 | _                                  | DMA4IP<2:0>     |                    |       |  |
| bit 15                       |               |                     |                 |                                    |                 |                    | bit 8 |  |
| U-0                          | R/W-1         | R/W-0               | R/W-0           | U-0                                | U-0             | U-0                | U-0   |  |
| —                            |               | PMPIP<2:0>          |                 |                                    | —               | _                  | —     |  |
| bit 7                        |               |                     |                 |                                    |                 | ·                  | bit 0 |  |
| Logondi                      |               |                     |                 |                                    |                 |                    |       |  |
| <b>Legend:</b><br>R = Readab | la hit        | W = Writable        | hi+             | U = Unimplemented bit, read as '0' |                 |                    |       |  |
|                              |               |                     |                 | •                                  |                 |                    |       |  |
| -n = Value a                 | IT POR        | '1' = Bit is set    |                 | '0' = Bit is cleared               |                 | x = Bit is unknown |       |  |
| bit 15-11                    | Unimplemen    | ted: Read as '      | ס'              |                                    |                 |                    |       |  |
| bit 10-8                     | DMA4IP<2:0    | -: DMA Chann        | el 4 Data Trai  | nsfer Complete                     | Interrupt Prior | ty bits            |       |  |
|                              | 111 = Interru | ot is priority 7 (I | highest priorit | y interrupt)                       |                 |                    |       |  |
|                              | •             |                     |                 |                                    |                 |                    |       |  |
|                              | •             |                     |                 |                                    |                 |                    |       |  |
|                              | •             |                     |                 |                                    |                 |                    |       |  |
|                              | 001 = Interru |                     | a b la d        |                                    |                 |                    |       |  |
|                              | 000 = Interru | ot source is dis    | abied           |                                    |                 |                    |       |  |

bit 7

bit 6-4

bit 3-0

•

Unimplemented: Read as '0'

001 = Interrupt is priority 1 000 = Interrupt source is disabled

Unimplemented: Read as '0'

**PMPIP<2:0>:** Parallel Master Port Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)

| U-0  | U-0  | U-0   | U-0                 | U-0               | R/W-1            | R/W-0           | R/W-0 |  |  |
|--|--|---|---------------------|-------------------|------------------|-----------------|-------|--|--|
| —  | _  | —   |                     | —                 |                  | RTCIP<2:0>      |       |  |  |
| bit 15   |  |   |                     |                   |                  |                 | bit   |  |  |
| U-0  | R/W-1  | R/W-0   | R/W-0               | U-0               | U-0              | U-0             | U-0   |  |  |
| _  |  | DMA5IP<2:0>   |                     | _                 | _                | -               | _     |  |  |
| bit 7  |  |   |                     |                   |                  |                 | bit   |  |  |
|  |  |   |                     |                   |                  |                 |       |  |  |
| Legend:  |  |   |                     |                   |                  |                 |       |  |  |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' |  |   |                     |                   |                  |                 |       |  |  |
| -n = Value a   | t POR  | '1' = Bit is set  |                     | '0' = Bit is clea | ared             | x = Bit is unkr | nown  |  |  |
|  |  |   |                     |                   |                  |                 |       |  |  |
| bit 15-11  | Unimpleme  | ented: Read as '0   | )'                  |                   |                  |                 |       |  |  |
| bit 10-8   |  | RTCIP<2:0>: Real-Time Clock and Calendar Interrupt Flag Status bits |                     |                   |                  |                 |       |  |  |
|  | 111 = Interr                                     | upt is priority 7 (h  | nighest priorit     | y interrupt)      |                  |                 |       |  |  |
|  | •  |   |                     |                   |                  |                 |       |  |  |
|  | •  |   |                     |                   |                  |                 |       |  |  |
|  |  | upt is priority 1   | abled               |                   |                  |                 |       |  |  |
|  | 000 = Interr                                     | 000 = Interrupt source is disabled<br>Unimplemented: Read as '0'    |                     |                   |                  |                 |       |  |  |
| bit 7  |  | •   |                     |                   |                  |                 |       |  |  |
| bit 7<br>bit 6-4   | Unimpleme  | •   | )'                  | nsfer Complete    | Interrupt Priori | ty bits         |       |  |  |
|  | Unimpleme<br>DMA5IP<2:                           | ented: Read as '0   | )'<br>el 5 Data Tra | •                 | Interrupt Priori | ty bits         |       |  |  |
|  | Unimpleme<br>DMA5IP<2:                           | nted: Read as 'o<br>0>: DMA Channe                                  | )'<br>el 5 Data Tra | •                 | Interrupt Priori | ty bits         |       |  |  |
|  | Unimpleme<br>DMA5IP<2:                           | nted: Read as 'o<br>0>: DMA Channe                                  | )'<br>el 5 Data Tra | •                 | Interrupt Priori | ty bits         |       |  |  |
|  | Unimpleme<br>DMA5IP<2:<br>111 = Interr<br>•<br>• | nted: Read as 'o<br>0>: DMA Channe                                  | )'<br>el 5 Data Tra | •                 | Interrupt Priori | ty bits         |       |  |  |

# REGISTER 7-26: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

bit 3-0

Unimplemented: Read as '0'

| U-0          | R/W-1             | R/W-0                                  | R/W-0            | U-0              | R/W-1            | R/W-0           | R/W-0 |
|--------------|-------------------|--|------------------|------------------|------------------|-----------------|-------|
| —            |                   | CRCIP<2:0>                             |                  |                  |                  | U2EIP<2:0>      |       |
| bit 15       |                   |  |                  |                  |                  |                 | bit 8 |
|              |                   |  |                  |                  |                  |                 |       |
| U-0          | R/W-1             | R/W-0                                  | R/W-0            | U-0              | U-0              | U-0             | U-0   |
|              |                   | U1EIP<2:0>                             |                  |                  |                  | —               | —     |
| bit 7        |                   |  |                  |                  |                  |                 | bit ( |
| Legend:      |                   |  |                  |                  |                  |                 |       |
| R = Readab   | le bit            | W = Writable                           | bit              | U = Unimplei     | mented bit, read | d as '0'        |       |
| -n = Value a | t POR             | '1' = Bit is set                       |                  | '0' = Bit is cle | ared             | x = Bit is unkr | nown  |
|              |                   |  |                  |                  |                  |                 |       |
| bit 15       | Unimpleme         | nted: Read as '                        | 0'               |                  |                  |                 |       |
| bit 14-12    | CRCIP<2:0>        | CRC Generat                            | or Error Interr  | upt Flag Priorit | ty bits          |                 |       |
|              | 111 = Interro     | upt is priority 7 (                    | highest priorit  | y interrupt)     |                  |                 |       |
|              | •                 |  |                  |                  |                  |                 |       |
|              | •                 |  |                  |                  |                  |                 |       |
|              | •<br>001 – Intorn | upt is priority 1                      |                  |                  |                  |                 |       |
|              |                   | upt is priority i<br>upt source is dis | abled            |                  |                  |                 |       |
| bit 11       |                   | nted: Read as '                        |                  |                  |                  |                 |       |
| bit 10-8     | -                 | UART2 Error I                          |                  | ity bite         |                  |                 |       |
|              |                   | upt is priority 7 (                    | -                | -                |                  |                 |       |
|              | •                 |  | ingriest priorit | y interrupt)     |                  |                 |       |
|              | •                 |  |                  |                  |                  |                 |       |
|              | •                 |  |                  |                  |                  |                 |       |
|              |                   | upt is priority 1                      |                  |                  |                  |                 |       |
|              |                   | upt source is dis                      |                  |                  |                  |                 |       |
| bit 7        | Unimpleme         | nted: Read as '                        | 0'               |                  |                  |                 |       |
| bit 6-4      | U1EIP<2:0>        | UART1 Error I                          | nterrupt Prior   | ity bits         |                  |                 |       |
|              | 111 = Interro     | upt is priority 7 (                    | highest priorit  | y interrupt)     |                  |                 |       |
|              | •                 |  |                  |                  |                  |                 |       |
|              | •                 |  |                  |                  |                  |                 |       |
|              | •<br>001 – Intern | upt is priority 1                      |                  |                  |                  |                 |       |
|              |                   | upt is priority i<br>upt source is dis | abled            |                  |                  |                 |       |
|              |                   |  |                  |                  |                  |                 |       |

bit 3-0 Unimplemented: Read as '0'

|                  | U-0   | U-0   | U-0   | U-0                             | R/W-1                        | R/W-0           | R/W-0 |
|------------------|---|---|---|---------------------------------|------------------------------|-----------------|-------|
| _                | —   | —   | _   | —                               |                              | C1TXIP<2:0>(1)  |       |
| bit 15           | - I   | <b>I</b>  |   |                                 | 1                            |                 | bit   |
|                  |   |   |   |                                 |                              |                 |       |
| U-0              | R/W-1   | R/W-0   | R/W-0   | U-0                             | R/W-1                        | R/W-0           | R/W-0 |
|                  |   | DMA7IP<2:0>   |   |                                 |                              | DMA6IP<2:0>     |       |
| bit 7            |   |   |   |                                 |                              |                 | bit   |
| Legend:          |   |   |   |                                 |                              |                 |       |
| R = Readab       | le bit  | W = Writable I  | oit   | U = Unimpler                    | mented bit, rea              | ıd as '0'       |       |
| -n = Value a     | t POR   | '1' = Bit is set  |   | '0' = Bit is cle                | ared                         | x = Bit is unkn | iown  |
|                  |   |   |   |                                 |                              |                 |       |
| bit 15-11        | -   | ented: Read as 'o   |   |                                 |                              |                 |       |
| bit 10-8         | C1TXIP<2:0  | D>: ECAN1 Trans   | smit Data Re  | quest Interrupt                 | Priority bits <sup>(1)</sup> |                 |       |
|                  | 111 = Interr  | upt is priority 7 (ł  | nighest priori  | ty interrupt)                   |                              |                 |       |
|                  | •   |   |   |                                 |                              |                 |       |
|                  | •   |   |   |                                 |                              |                 |       |
|                  | •   |   |   |                                 |                              |                 |       |
|                  |   |   |   |                                 |                              |                 |       |
|                  |   | upt is priority 1   | abled   |                                 |                              |                 |       |
| bit 7            | 000 = Interr  | upt source is dis   |   |                                 |                              |                 |       |
|                  | 000 = Interr<br>Unimpleme   | upt source is dis<br><b>nted:</b> Read as '(  | )'  | nsfer Complete                  | Interrupt Prio               | rity bits       |       |
|                  | 000 = Interr<br>Unimpleme<br>DMA7IP<2:  | upt source is disa<br>nted: Read as '(<br><b>0&gt;:</b> DMA Channe  | )'<br>el 7 Data Tra   |                                 | e Interrupt Prio             | rity bits       |       |
| bit 7<br>bit 6-4 | 000 = Interr<br>Unimpleme<br>DMA7IP<2:  | upt source is dis<br><b>nted:</b> Read as '(  | )'<br>el 7 Data Tra   |                                 | Interrupt Prior              | rity bits       |       |
|                  | 000 = Interr<br>Unimpleme<br>DMA7IP<2:  | upt source is disa<br>nted: Read as '(<br><b>0&gt;:</b> DMA Channe  | )'<br>el 7 Data Tra   |                                 | Interrupt Prior              | rity bits       |       |
|                  | 000 = Interr<br>Unimpleme<br>DMA7IP<2:  | upt source is disa<br>nted: Read as '(<br><b>0&gt;:</b> DMA Channe  | )'<br>el 7 Data Tra   |                                 | Interrupt Prior              | rity bits       |       |
|                  | 000 = Interr<br>Unimpleme<br>DMA7IP<2:<br>111 = Interr<br>•<br>•<br>001 = Interr  | upt source is dis<br><b>nted:</b> Read as '(<br><b>0&gt;:</b> DMA Channe<br>upt is priority 7 (h<br>upt is priority 1   | <sub>)</sub> '<br>el 7 Data Tra<br>nighest priori   |                                 | Interrupt Prior              | rity bits       |       |
|                  | 000 = Interr<br>Unimpleme<br>DMA7IP<2:<br>111 = Interr<br>•<br>•<br>001 = Interr  | upt source is dis<br><b>nted:</b> Read as '(<br><b>0&gt;:</b> DMA Channe<br>upt is priority 7 (h  | <sub>)</sub> '<br>el 7 Data Tra<br>nighest priori   |                                 | Interrupt Prior              | rity bits       |       |
| bit 6-4          | 000 = Interr<br>Unimpleme<br>DMA7IP<2:<br>111 = Interr<br>•<br>•<br>001 = Interr<br>000 = Interr  | upt source is dis<br><b>nted:</b> Read as '(<br><b>0&gt;:</b> DMA Channe<br>upt is priority 7 (h<br>upt is priority 1   | <sub>)'</sub><br>el 7 Data Tra<br>nighest priori<br>abled   |                                 | Interrupt Prior              | rity bits       |       |
| bit 6-4<br>bit 3 | 000 = Interr<br>Unimpleme<br>DMA7IP<2:<br>111 = Interr<br>•<br>•<br>001 = Interr<br>000 = Interr<br>Unimpleme                                   | upt source is disa<br>ented: Read as '(<br>0>: DMA Channe<br>upt is priority 7 (h<br>upt is priority 1<br>upt source is disa<br>ented: Read as '(   | <sub>)'</sub><br>el 7 Data Tra<br>nighest priori<br>abled<br>)'   | ty interrupt)                   |                              |                 |       |
|                  | 000 = Interr<br>Unimpleme<br>DMA7IP<2:<br>111 = Interr<br>•<br>•<br>001 = Interr<br>000 = Interr<br>Unimpleme<br>DMA6IP<2:                      | upt source is dis<br>ented: Read as '(<br>0>: DMA Channe<br>upt is priority 7 (h<br>upt is priority 1<br>upt source is dis<br>ented: Read as '(<br>0>: DMA Channe   | <sub>o'</sub><br>el 7 Data Tra<br>highest priori<br>abled<br>o'<br>el 6 Data Tra                                | ty interrupt)<br>nsfer Complete |                              |                 |       |
| bit 6-4<br>bit 3 | 000 = Interr<br>Unimpleme<br>DMA7IP<2:<br>111 = Interr<br>•<br>•<br>001 = Interr<br>000 = Interr<br>Unimpleme<br>DMA6IP<2:                      | upt source is disa<br>ented: Read as '(<br>0>: DMA Channe<br>upt is priority 7 (h<br>upt is priority 1<br>upt source is disa<br>ented: Read as '(   | <sub>o'</sub><br>el 7 Data Tra<br>highest priori<br>abled<br>o'<br>el 6 Data Tra                                | ty interrupt)<br>nsfer Complete |                              |                 |       |
| bit 6-4<br>bit 3 | 000 = Interr<br>Unimpleme<br>DMA7IP<2:<br>111 = Interr<br>•<br>•<br>001 = Interr<br>000 = Interr<br>Unimpleme<br>DMA6IP<2:                      | upt source is dis<br>ented: Read as '(<br>0>: DMA Channe<br>upt is priority 7 (h<br>upt is priority 1<br>upt source is dis<br>ented: Read as '(<br>0>: DMA Channe   | <sub>o'</sub><br>el 7 Data Tra<br>highest priori<br>abled<br>o'<br>el 6 Data Tra                                | ty interrupt)<br>nsfer Complete |                              |                 |       |
| bit 6-4<br>bit 3 | 000 = Interr<br>Unimpleme<br>DMA7IP<2:<br>111 = Interr<br>001 = Interr<br>000 = Interr<br>Unimpleme<br>DMA6IP<2:<br>111 = Interr                | upt source is disa<br>ented: Read as '(<br><b>0&gt;:</b> DMA Channe<br>upt is priority 7 (h<br>upt is priority 1<br>upt source is disa<br>ented: Read as '(<br><b>0&gt;:</b> DMA Channe<br>upt is priority 7 (h | <sub>o'</sub><br>el 7 Data Tra<br>highest priori<br>abled<br>o'<br>el 6 Data Tra                                | ty interrupt)<br>nsfer Complete |                              |                 |       |
| bit 6-4<br>bit 3 | 000 = Interr<br>Unimpleme<br>DMA7IP<2:<br>111 = Interr<br>001 = Interr<br>000 = Interr<br>Unimpleme<br>DMA6IP<2:<br>111 = Interr<br>•<br>•<br>• | upt source is dis<br>ented: Read as '(<br>0>: DMA Channe<br>upt is priority 7 (h<br>upt is priority 1<br>upt source is dis<br>ented: Read as '(<br>0>: DMA Channe   | <sub>o</sub> ,<br>el 7 Data Tra<br>highest priori<br>abled<br>o <sup>,</sup><br>el 6 Data Tra<br>highest priori | ty interrupt)<br>nsfer Complete |                              |                 |       |

Note 1: Interrupts disabled on devices without ECAN<sup>™</sup> modules.

## REGISTER 7-29: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

| U-0                   | U-0                          | U-0              | U-0              | R-0           | R-0           | R-0       | R-0   |
|-----------------------|------------------------------|------------------|------------------|---------------|---------------|-----------|-------|
| —                     | _                            | —                | —                |               | ILI           | R<3:0>    |       |
| bit 15                |                              |                  |                  |               |               |           | bit 8 |
| U-0                   | R-0                          | R-0              | R-0              | R-0           | R-0           | R-0       | R-0   |
|                       |                              |                  |                  | VECNUM<6:0    |               |           |       |
| bit 7                 |                              |                  |                  |               |               |           | bit 0 |
| Lonondi               |                              |                  |                  |               |               |           |       |
| Legend:<br>R = Readab | lo hit                       | M = M/ritable    | hit              | II – Unimplor | nonted hit re | ad as 'O' |       |
| -n = Value a          |                              |                  |                  |               |               |           | 0.000 |
|                       |                              |                  |                  |               | aleu          |           | IOWIT |
| bit 15-12             | Unimplement                  | ed: Read as '    | 0'               |               |               |           |       |
| bit 11-8              | ILR: New CPU                 | J Interrupt Pric | ority Level bits |               |               |           |       |
|                       | 1111 = CPU I                 | nterrupt Priorit | y Level is 15    |               |               |           |       |
|                       | •                            |                  |                  |               |               |           |       |
|                       | •                            |                  |                  |               |               |           |       |
|                       | 0001 = CPU I<br>0000 = CPU I |                  |                  |               |               |           |       |
| bit 7                 | Unimplement                  | ed: Read as '    | 0'               |               |               |           |       |
| bit 6-0               | VECNUM: Ve                   | ctor Number o    | f Pending Inte   | errupt bits   |               |           |       |
|                       | 0111111 = In                 | terrupt Vector   | pending is nu    | mber 135      |               |           |       |
|                       | •                            |                  |                  |               |               |           |       |
|                       | •                            |                  |                  |               |               |           |       |
|                       | 0000001 = In                 | terrupt Vector   | pending is nu    | mber 9        |               |           |       |
|                       | 0000000 = In                 | terrunt Vector   | nondina is nu    | mbor 8        |               |           |       |

#### 7.4 Interrupt Setup Procedures

#### 7.4.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level depends on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

**Note:** At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

#### 7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development tool suite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program re-enters the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

#### 7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

| Note: | Only user interrupts with a priority level of |
|-------|---|
|       | 7 or lower can be disabled. Trap sources      |
|       | (level 8-level 15) cannot be disabled.        |

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

# 8.0 DIRECT MEMORY ACCESS (DMA)

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304, the of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 38. "Direct Memory Access (DMA) (Part III)" (DS70215) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 peripherals that can utilize DMA are listed in Table 8-1.

| Peripheral to DMA Association         | DMAxREQ Register<br>IRQSEL<6:0> Bits | DMAxPAD Register<br>Values to Read from<br>Peripheral | DMAxPAD Register<br>Values to Write to<br>Peripheral |
|---------------------------------------|--------------------------------------|---|--|
| INT0 – External Interrupt 0           | 0000000                              | —   | —  |
| IC1 – Input Capture 1                 | 0000001                              | 0x0140 (IC1BUF)                                       | _  |
| OC1 – Output Compare 1 Data           | 0000010                              | —   | 0x0182 (OC1R)  |
| OC1 – Output Compare 1 Secondary Data | 0000010                              | —   | 0x0180 (OC1RS)                                       |
| IC2 – Input Capture 2                 | 0000101                              | 0x0144 (IC2BUF)                                       | —  |
| OC2 – Output Compare 2 Data           | 0000110                              | —   | 0x0188 (OC2R)  |
| OC2 – Output Compare 2 Secondary Data | 0000110                              | —   | 0x0186 (OC2RS)                                       |
| TMR2 – Timer2                         | 0000111                              | —   | —  |
| TMR3 – Timer3                         | 0001000                              | —   | —  |
| SPI1 – Transfer Done                  | 0001010                              | 0x0248 (SPI1BUF)                                      | 0x0248 (SPI1BUF)                                     |
| UART1RX – UART1 Receiver              | 0001011                              | 0x0226 (U1RXREG)                                      | —  |
| UART1TX – UART1 Transmitter           | 0001100                              | —   | 0x0224 (U1TXREG)                                     |
| ADC1 – ADC1 Convert Done              | 0001101                              | 0x0300 (ADC1BUF0)                                     | —  |
| UART2RX – UART2 Receiver              | 0011110                              | 0x0236 (U2RXREG)                                      | —  |
| UART2TX – UART2 Transmitter           | 0011111                              | —   | 0x0234 (U2TXREG)                                     |
| SPI2 – Transfer Done                  | 0100001                              | 0x0268 (SPI2BUF)                                      | 0x0268 (SPI2BUF)                                     |
| ECAN1 – RX Data Ready                 | 0100010                              | 0x0440 (C1RXD)  | —  |
| PMP – Master Data Transfer            | 0101101                              | 0x0608 (PMDIN1)                                       | 0x0608 (PMDIN1)                                      |
| ECAN1 – TX Data Request               | 1000110                              | —   | 0x0442 (C1TXD)                                       |

#### TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

The DMA controller features eight identical data transfer channels.


Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Eight DMA channels
- Register Indirect with Post-increment Addressing mode
- Register Indirect without Post-increment Addressing mode
- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full block transfer complete

- Byte or word transfers
- Fixed priority channel arbitration
- Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM start addresses after each block transfer complete)
- DMA request for each channel can be selected from any supported interrupt source
- Debug support features

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.



#### FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS

## 8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels. DMACS0 contains the DMA RAM and SFR write collision flags, XWCOLx and PWCOLx, respectively. DMACS1 indicates DMA channel and Ping-Pong mode status.

The DMAxCON, DMAxREQ, DMAxPAD and DMAxCNT are all conventional read/write registers. Reads of DMAxSTA or DMAxSTB reads the contents of the DMA RAM Address register. Writes to DMAxSTA or DMAxSTB write to the registers. This allows the user to determine the DMA buffer pointer value (address) at any time.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

| REGISTER          | 8-1: DIMAX   | 1: DMAXCON: DMA CHANNEL X CONTROL REGISTER |               |                      |                  |                    |       |  |
|-------------------|--|--|---------------|----------------------|------------------|--------------------|-------|--|
| R/W-0             | R/W-0  | R/W-0                                      | R/W-0         | R/W-0                | U-0              | U-0                | U-0   |  |
| CHEN              | SIZE   | DIR  | HALF          | NULLW                | —                | —                  | _     |  |
| bit 15            |  |  |               |                      |                  |                    | bit 8 |  |
|                   |  |  |               |                      |                  |                    |       |  |
| U-0               | U-0  | R/W-0                                      | R/W-0         | U-0                  | U-0              | R/W-0              | R/W-0 |  |
|                   | —  | AMODE<1:0>                                 |               | —                    | —                | MODE<1:0>          |       |  |
| bit 7             |  |  |               |                      |                  |                    | bit 0 |  |
| Legend:           |  |  |               |                      |                  |                    |       |  |
| R = Readable      | e bit  | W = Writable                               | bit           | U = Unimpler         | nented bit, read | 1 as '0'           |       |  |
| -n = Value at POR |  | '1' = Bit is set                           |               | '0' = Bit is cleared |                  | x = Bit is unknown |       |  |
|                   |  |  |               |                      |                  |                    |       |  |
| bit 15            | CHEN: Chan   | nel Enable bit                             |               |                      |                  |                    |       |  |
|                   | 1 = Channel enabled  |  |               |                      |                  |                    |       |  |
|                   | 0 = Channel disabled   |  |               |                      |                  |                    |       |  |
| bit 14            | SIZE: Data Ti  | ransfer Size bit                           |               |                      |                  |                    |       |  |
|                   | 1 = Byte   |  |               |                      |                  |                    |       |  |
|                   | 0 = Word   |  |               |                      |                  |                    |       |  |
| bit 13            | DIR: Transfer Direction bit (source/destination bus select)  |  |               |                      |                  |                    |       |  |
|                   | <ul> <li>1 = Read from DMA RAM address, write to peripheral address</li> <li>0 = Read from peripheral address, write to DMA RAM address</li> </ul> |  |               |                      |                  |                    |       |  |
| bit 12            | HALF: Early Block Transfer Complete Interrupt Select bit   |  |               |                      |                  |                    |       |  |
|                   | 1 = Initiate block transfer complete interrupt when half of the data has been moved  |  |               |                      |                  |                    |       |  |
|                   | 0 = Initiate block transfer complete interrupt when all of the data has been moved   |  |               |                      |                  |                    |       |  |
| bit 11            | NULLW: Null Data Peripheral Write Mode Select bit  |  |               |                      |                  |                    |       |  |
|                   | 1 = Null data write to peripheral in addition to DMA RAM write (DIR bit must also be clear)  |  |               |                      |                  |                    |       |  |
|                   | 0 = Normal operation   |  |               |                      |                  |                    |       |  |
| bit 10-6          | Unimplemented: Read as '0'   |  |               |                      |                  |                    |       |  |
| bit 5-4           | AMODE<1:0>: DMA Channel Operating Mode Select bits   |  |               |                      |                  |                    |       |  |
|                   | 11 = Reserved (acts as Peripheral Indirect Addressing mode)  |  |               |                      |                  |                    |       |  |
|                   | 10 = Peripheral Indirect Addressing mode<br>01 = Register Indirect without Post-Increment mode   |  |               |                      |                  |                    |       |  |
|                   | 00 = Register Indirect with Post-Increment mode  |  |               |                      |                  |                    |       |  |
| bit 3-2           | Unimplemented: Read as '0'   |  |               |                      |                  |                    |       |  |
| bit 1-0           | MODE<1:0>: DMA Channel Operating Mode Select bits  |  |               |                      |                  |                    |       |  |
|                   | 11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer)  |  |               |                      |                  |                    |       |  |
|                   | 10 = Continuous, Ping-Pong modes enabled   |  |               |                      |                  |                    |       |  |
|                   |  | ot, Ping-Pong r                            |               |                      |                  |                    |       |  |
|                   | 00 = Continue  | ous, Ping-Pong                             | i modes disal | Died                 |                  |                    |       |  |

# REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

| REGISTER 8-2: DMAXREQ: DMA CHANNEL X IRQ SELECT REGISTER | REGISTER 8-2: | DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER |
|--|---------------|--|
|--|---------------|--|

| R/W-0                | U-0         | U-0                             | U-0                   | U-0              | U-0              | U-0             | U-0   |  |  |
|----------------------|-------------|---------------------------------|-----------------------|------------------|------------------|-----------------|-------|--|--|
| FORCE <sup>(1)</sup> | —           | —                               | —                     | —                | —                | —               | —     |  |  |
| bit 15               |             |                                 |                       |                  |                  |                 | bit 8 |  |  |
|                      |             |                                 |                       |                  |                  |                 |       |  |  |
| U-0                  | R/W-0       | R/W-0                           | R/W-0                 | U-0              | U-0              | R/W-0           | R/W-0 |  |  |
| —                    |             | IRQSEL<6:0> <sup>(2)</sup>      |                       |                  |                  |                 |       |  |  |
| bit 7                |             |                                 |                       |                  |                  |                 | bit 0 |  |  |
|                      |             |                                 |                       |                  |                  |                 |       |  |  |
| Legend:              |             |                                 |                       |                  |                  |                 |       |  |  |
| R = Readable         | bit         | W = Writable I                  | oit                   | U = Unimpler     | mented bit, read | as '0'          |       |  |  |
| -n = Value at F      | POR         | '1' = Bit is set                |                       | '0' = Bit is cle | ared             | x = Bit is unkr | nown  |  |  |
|                      |             |                                 |                       |                  |                  |                 |       |  |  |
| bit 15               | FORCE: Ford | e DMA Transfe                   | er bit <sup>(1)</sup> |                  |                  |                 |       |  |  |
|                      |             | ingle DMA trans<br>DMA transfer | •                     | ,                |                  |                 |       |  |  |

bit 14-7 Unimplemented: Read as '0'

## bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits<sup>(2)</sup>

0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ

**Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.

2: Refer to Table 7-1 for a complete listing of IRQ numbers for all interrupt sources.

## REGISTER 8-3: DMAXSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A<sup>(1)</sup>

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0            | R/W-0           | R/W-0           | R/W-0 |
|-----------------|-------|------------------|-------|------------------|-----------------|-----------------|-------|
|                 |       |                  | STA   | <15:8>           |                 |                 |       |
| bit 15          |       |                  |       |                  |                 |                 | bit 8 |
|                 |       |                  |       |                  |                 |                 |       |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0            | R/W-0           | R/W-0           | R/W-0 |
|                 |       |                  | STA   | <7:0>            |                 |                 |       |
| bit 7           |       |                  |       |                  |                 |                 | bit 0 |
| Legend:         |       |                  |       |                  |                 |                 |       |
| R = Readable I  | bit   | W = Writable     | bit   | U = Unimplen     | nented bit, rea | d as '0'        |       |
| -n = Value at P | OR    | '1' = Bit is set |       | '0' = Bit is cle | ared            | x = Bit is unkr | nown  |

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

**Note 1:** A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

## REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B<sup>(1)</sup>

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0            | R/W-0           | R/W-0           | R/W-0 |
|-----------------|-------|------------------|-------|------------------|-----------------|-----------------|-------|
|                 |       |                  | STB   | <15:8>           |                 |                 |       |
| bit 15          |       |                  |       |                  |                 |                 | bit 8 |
|                 |       |                  |       |                  |                 |                 |       |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0            | R/W-0           | R/W-0           | R/W-0 |
|                 |       |                  | STE   | 3<7:0>           |                 |                 |       |
| bit 7           |       |                  |       |                  |                 |                 | bit 0 |
|                 |       |                  |       |                  |                 |                 |       |
| Legend:         |       |                  |       |                  |                 |                 |       |
| R = Readable I  | bit   | W = Writable     | bit   | U = Unimplen     | nented bit, rea | ad as '0'       |       |
| -n = Value at P | OR    | '1' = Bit is set |       | '0' = Bit is cle | ared            | x = Bit is unkr | nown  |

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

**Note 1:** A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0            | R/W-0           | R/W-0           | R/W-0 |
|-----------------|-------|------------------|-------|------------------|-----------------|-----------------|-------|
|                 |       |                  | PAD   | <15:8>           |                 |                 |       |
| bit 15          |       |                  |       |                  |                 |                 | bit 8 |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0            | R/W-0           | R/W-0           | R/W-0 |
|                 |       |                  | PAD   | 0<7:0>           |                 |                 |       |
| bit 7           |       |                  |       |                  |                 |                 | bit 0 |
|                 |       |                  |       |                  |                 |                 |       |
| Legend:         |       |                  |       |                  |                 |                 |       |
| R = Readable    | bit   | W = Writable     | bit   | U = Unimpler     | mented bit, rea | id as '0'       |       |
| -n = Value at P | OR    | '1' = Bit is set |       | '0' = Bit is cle | ared            | x = Bit is unkr | nown  |

bit 15-0 PAD<15:0>: Peripheral Address Register bits

**Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

## REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER<sup>(1)</sup>

| U-0             | U-0   | U-0              | U-0   | U-0                 | U-0              | R/W-0           | R/W-0               |
|-----------------|-------|------------------|-------|---------------------|------------------|-----------------|---------------------|
| —               | —     | —                | —     | —                   | —                | CNT<            | 9:8> <sup>(2)</sup> |
| bit 15          |       |                  |       |                     |                  |                 | bit 8               |
|                 |       |                  |       |                     |                  |                 |                     |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0               | R/W-0            | R/W-0           | R/W-0               |
|                 |       |                  | CNT<  | 7:0> <sup>(2)</sup> |                  |                 |                     |
| bit 7           |       |                  |       |                     |                  |                 | bit 0               |
|                 |       |                  |       |                     |                  |                 |                     |
| Legend:         |       |                  |       |                     |                  |                 |                     |
| R = Readable    | bit   | W = Writable     | bit   | U = Unimpler        | mented bit, read | l as '0'        |                     |
| -n = Value at P | POR   | '1' = Bit is set |       | '0' = Bit is cle    | ared             | x = Bit is unkr | nown                |
|                 |       |                  |       |                     |                  |                 |                     |

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits<sup>(2)</sup>

**Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

**2:** Number of DMA transfers = CNT<9:0> + 1.

| REGISTER 8      | -7: DMAC                             | S0: DMA CO   | NTROLLER     | STATUS RE        | GISTER 0        |                 |        |
|-----------------|--------------------------------------|--|--------------|------------------|-----------------|-----------------|--------|
| R/C-0           | R/C-0                                | R/C-0  | R/C-0        | R/C-0            | R/C-0           | R/C-0           | R/C-0  |
| PWCOL7          | PWCOL6                               | PWCOL5   | PWCOL4       | PWCOL3           | PWCOL2          | PWCOL1          | PWCOL0 |
| bit 15          |                                      | •  |              |                  |                 |                 | bit 8  |
| R/C-0           | R/C-0                                | R/C-0  | R/C-0        | R/C-0            | R/C-0           | R/C-0           | R/C-0  |
| XWCOL7          | XWCOL6                               | XWCOL5   | XWCOL4       | XWCOL3           | XWCOL2          | XWCOL1          | XWCOL0 |
| bit 7           |                                      |  |              |                  |                 |                 | bit (  |
| Legend:         |                                      |  |              | C = Cle          | ar only bit     |                 |        |
| R = Readable    | bit                                  | W = Writable   | bit          | U = Unimpler     | nented bit, rea | d as '0'        |        |
| -n = Value at F | POR                                  | '1' = Bit is set                                       |              | '0' = Bit is cle | ared            | x = Bit is unkr | nown   |
| bit 15          | 1 = Write colli                      | nannel 7 Periph<br>ision detected<br>collision detecte |              | llision Flag bit |                 |                 |        |
| bit 14          | 1 = Write colli                      | nannel 6 Periph<br>ision detected<br>collision detecte |              | llision Flag bit |                 |                 |        |
| bit 13          | 1 = Write colli                      | nannel 5 Periph<br>ision detected<br>collision detecte |              | llision Flag bit |                 |                 |        |
| bit 12          | 1 = Write colli                      | nannel 4 Periph<br>ision detected<br>collision detecte |              | llision Flag bit |                 |                 |        |
| bit 11          | 1 = Write colli                      | nannel 3 Periph<br>ision detected<br>collision detecte |              | llision Flag bit |                 |                 |        |
| bit 10          | 1 = Write colli                      | nannel 2 Periph<br>ision detected<br>collision detecte |              | llision Flag bit |                 |                 |        |
| bit 9           | 1 = Write colli                      | nannel 1 Periph<br>ision detected<br>collision detecte |              | llision Flag bit |                 |                 |        |
| bit 8           | 1 = Write colli                      | nannel 0 Periph<br>ision detected<br>collision detecte |              | llision Flag bit |                 |                 |        |
| bit 7           | 1 = Write colli                      | nannel 7 DMA I<br>ision detected<br>collision detecte  |              | llision Flag bit |                 |                 |        |
| bit 6           | 1 = Write colli                      | nannel 6 DMA I<br>ision detected<br>collision detecte  |              | llision Flag bit |                 |                 |        |
| bit 5           | <b>XWCOL5:</b> Ch<br>1 = Write colli | nannel 5 DMA I   | RAM Write Co | Ilision Flag bit |                 |                 |        |
| bit 4           | 1 = Write colli                      | nannel 4 DMA I<br>ision detected<br>collision detecte  |              | llision Flag bit |                 |                 |        |

## REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

## REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

| bit 3 | <b>XWCOL3:</b> Channel 3 DMA RAM Write Collision Flag bit                              |
|-------|--|
|       | <ul><li>1 = Write collision detected</li><li>0 = No write collision detected</li></ul> |
| bit 2 | <b>XWCOL2:</b> Channel 2 DMA RAM Write Collision Flag bit                              |
|       | 1 = Write collision detected   |
|       | 0 = No write collision detected  |
| bit 1 | XWCOL1: Channel 1 DMA RAM Write Collision Flag bit                                     |
|       | 1 = Write collision detected   |
|       | 0 = No write collision detected  |
| bit 0 | <b>XWCOL0:</b> Channel 0 DMA RAM Write Collision Flag bit                              |
|       | 1 = Write collision detected   |

0 = No write collision detected

| U-0          | U-0  | U-0  | U-0             | R-1               | R-1             | R-1             | R-1   |  |  |  |  |
|--------------|--|--|-----------------|-------------------|-----------------|-----------------|-------|--|--|--|--|
| _            |  | _  | _               |                   | LSTC            | H<3:0>          |       |  |  |  |  |
| bit 15       | ·  |  |                 |                   |                 |                 | bit 8 |  |  |  |  |
|              |  |  |                 |                   |                 |                 |       |  |  |  |  |
| R-0          | R-0  | R-0  | R-0             | R-0               | R-0             | R-0             | R-0   |  |  |  |  |
| PPST7        | PPST6  | PPST5  | PPST4           | PPST3             | PPST2           | PPST1           | PPST0 |  |  |  |  |
| bit 7        |  |  |                 |                   |                 |                 | bit   |  |  |  |  |
| Legend:      |  |  |                 |                   |                 |                 |       |  |  |  |  |
| R = Readab   | le bit   | W = Writable                                   | bit             | U = Unimplem      | nented bit, rea | d as '0'        |       |  |  |  |  |
| -n = Value a |  | '1' = Bit is se                                | t               | '0' = Bit is clea |                 | x = Bit is unkr | nown  |  |  |  |  |
|              |  |  |                 |                   |                 |                 |       |  |  |  |  |
| bit 15-12    | Unimplemen   | ted: Read as                                   | ʻ0'             |                   |                 |                 |       |  |  |  |  |
| bit 11-8     | LSTCH<3:0>   | : Last DMA Ch                                  | nannel Active b | oits              |                 |                 |       |  |  |  |  |
|              |  |  | is occurred sin | ice system Res    | et              |                 |       |  |  |  |  |
|              | 1110-1000 =  |  | as by DMA Ch    | annel 7           |                 |                 |       |  |  |  |  |
|              |  |  |                 |                   |                 |                 |       |  |  |  |  |
|              | 0110 = Last data transfer was by DMA Channel 6<br>0101 = Last data transfer was by DMA Channel 5   |  |                 |                   |                 |                 |       |  |  |  |  |
|              | 0100 = Last data transfer was by DMA Channel 4   |  |                 |                   |                 |                 |       |  |  |  |  |
|              |  | 0011 = Last data transfer was by DMA Channel 3 |                 |                   |                 |                 |       |  |  |  |  |
|              |  |  | as by DMA Ch    |                   |                 |                 |       |  |  |  |  |
|              |  |  |                 |                   |                 |                 |       |  |  |  |  |
| -:4 7        | 0001 = Last data transfer was by DMA Channel 1<br>0000 = Last data transfer was by DMA Channel 0<br><b>PPST7:</b> Channel 7 Ping-Pong Mode Status Flag bit |  |                 |                   |                 |                 |       |  |  |  |  |
| bit 7        |  | -  | -               | IS Flag bit       |                 |                 |       |  |  |  |  |
|              |  | B register sele<br>A register sele             |                 |                   |                 |                 |       |  |  |  |  |
| bit 6        |  | -  | ng Mode Statu   | is Flag bit       |                 |                 |       |  |  |  |  |
|              |  | B register sele                                | -               | is r lag bit      |                 |                 |       |  |  |  |  |
|              |  | A register sele                                |                 |                   |                 |                 |       |  |  |  |  |
| bit 5        |  | -  | ng Mode Statu   | is Flag bit       |                 |                 |       |  |  |  |  |
|              |  | B register sele                                | -               |                   |                 |                 |       |  |  |  |  |
|              |  | A register sele                                |                 |                   |                 |                 |       |  |  |  |  |
| bit 4        | PPST4: Char  | nnel 4 Ping-Po                                 | ng Mode Statu   | is Flag bit       |                 |                 |       |  |  |  |  |
|              |  | B register sele                                | •               | 0                 |                 |                 |       |  |  |  |  |
|              | 0 = DMA4ST   | A register sele                                | cted            |                   |                 |                 |       |  |  |  |  |
| bit 3        | PPST3: Char  | nel 3 Ping-Po                                  | ng Mode Statu   | is Flag bit       |                 |                 |       |  |  |  |  |
|              | 1 = DMA3STI  | B register sele                                | cted            |                   |                 |                 |       |  |  |  |  |
|              | 0 = DMA3ST   | A register sele                                | cted            |                   |                 |                 |       |  |  |  |  |
| bit 2        | PPST2: Char  | nnel 2 Ping-Po                                 | ng Mode Statu   | is Flag bit       |                 |                 |       |  |  |  |  |
|              |  | B register sele<br>A register sele             |                 |                   |                 |                 |       |  |  |  |  |
| bit 1        | PPST1: Char  | nel 1 Pina-Po                                  | ng Mode Statu   | is Flag bit       |                 |                 |       |  |  |  |  |
|              |  | B register sele                                | -               | -3                |                 |                 |       |  |  |  |  |
|              |  | A register sele                                |                 |                   |                 |                 |       |  |  |  |  |
|              |  | -  |                 |                   |                 |                 |       |  |  |  |  |
| bit 0        | PPST0: Char  | nel 0 Pina-Po                                  | ng Mode Statu   | is Flag bit       |                 |                 |       |  |  |  |  |
| bit 0        |  | nnel 0 Ping-Po<br>B register sele              | -               | is Flag bit       |                 |                 |       |  |  |  |  |

## REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

| R-0             | R-0 | R-0              | R-0  | R-0                 | R-0          | R-0              | R-0   |
|-----------------|-----|------------------|------|---------------------|--------------|------------------|-------|
|                 |     |                  | DSAD | )R<15:8>            |              |                  |       |
| bit 15          |     |                  |      |                     |              |                  | bit 8 |
|                 |     |                  |      |                     |              |                  |       |
| R-0             | R-0 | R-0              | R-0  | R-0                 | R-0          | R-0              | R-0   |
|                 |     |                  | DSAI | DR<7:0>             |              |                  |       |
| bit 7           |     |                  |      |                     |              |                  | bit 0 |
|                 |     |                  |      |                     |              |                  |       |
| Legend:         |     |                  |      |                     |              |                  |       |
| R = Readable    | bit | W = Writable bit | t    | U = Unimplemen      | ted bit, rea | ad as '0'        |       |
| -n = Value at P | OR  | '1' = Bit is set |      | '0' = Bit is cleare | d            | x = Bit is unkno | own   |

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

NOTES:


## 9.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304 the of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 39. "Oscillator (Part III)" (DS70216) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- An Oscillator Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.
- A simplified diagram of the oscillator system is shown in Figure 9-1.

## FIGURE 9-1: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 OSCILLATOR SYSTEM DIAGRAM



## 9.1 CPU Clocking System

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices provide seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- · Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

## 9.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- Crystal (XT): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- High-Speed Crystal (HS): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- External Clock (EC): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The Low-Power RC (LPRC) internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip PLL to provide a wide range of output frequencies for device operation. PLL configuration is described in Section 9.1.3 "PLL Configuration".

The FRC frequency depends on the FRC accuracy (see Table 28-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

## 9.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 25.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) Fosc is divided by 2 to generate the device instruction clock (FcY) and the peripheral clock time base (FP). FcY defines the operating speed of the device, and speeds up to 40 MHz are supported by the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

## EQUATION 9-1: DEVICE OPERATING FREQUENCY

$$FCY = \frac{FOSC}{2}$$

## 9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

## EQUATION 9-2: Fosc CALCULATION

$$Fosc = FIN \bullet \left(\frac{M}{N1 \bullet N2}\right)$$


For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL.

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

## EQUATION 9-3: XT WITH PLL MODE EXAMPLE

$$F_{CY} = \frac{F_{OSC}}{2} = \frac{1}{2} \left( \frac{1000000 \bullet 32}{2 \bullet 2} \right) = 40MIPS$$

# FIGURE 9-2: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 PLL BLOCK DIAGRAM



| Oscillator Mode                                 | Oscillator Source | POSCMD<1:0> | FNOSC<2:0> | See<br>Note |
|---|-------------------|-------------|------------|-------------|
| Fast RC Oscillator with Divide-by-N (FRCDIVN)   | Internal          | xx          | 111        | 1, 2        |
| Fast RC Oscillator with Divide-by-16 (FRCDIV16) | Internal          | xx          | 110        | 1           |
| Low-Power RC Oscillator (LPRC)                  | Internal          | xx          | 101        | 1           |
| Secondary (Timer1) Oscillator (Sosc)            | Secondary         | xx          | 100        | 1           |
| Primary Oscillator (HS) with PLL<br>(HSPLL)     | Primary           | 10          | 011        | -           |
| Primary Oscillator (XT) with PLL<br>(XTPLL)     | Primary           | 01          | 011        | -           |
| Primary Oscillator (EC) with PLL<br>(ECPLL)     | Primary           | 00          | 011        | 1           |
| Primary Oscillator (HS)                         | Primary           | 10          | 010        | _           |
| Primary Oscillator (XT)                         | Primary           | 01          | 010        | _           |
| Primary Oscillator (EC)                         | Primary           | 00          | 010        | 1           |
| Fast RC Oscillator with PLL (FRCPLL)            | Internal          | xx          | 001        | 1           |
| Fast RC Oscillator (FRC)                        | Internal          | xx          | 000        | 1           |

## TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

**Note 1:** OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

| REGISTER 9-1: | OSCCON: OSCILLATOR CONTROL REGISTER <sup>(1,3)</sup> |
|---------------|--|
|               |  |

| U-0          | R-0  | R-0                                   | R-0               | U-0                        | R/W-y            | R/W-y              | R/W-y         |  |
|--------------|--|---------------------------------------|-------------------|----------------------------|------------------|--------------------|---------------|--|
| _            |  | COSC<2:0>                             |                   | — NOSC<2:0> <sup>(2)</sup> |                  |                    |               |  |
| bit 15       |  |                                       |                   |                            |                  |                    | bit 8         |  |
| R/W-0        | R/W-0  | R-0                                   | U-0               | R/C-0                      | U-0              | R/W-0              | R/W-0         |  |
| CLKLOC       | K IOLOCK   | LOCK                                  | _                 | CF                         | _                | LPOSCEN            | OSWEN         |  |
| bit 7        |  |                                       |                   |                            |                  |                    | bit (         |  |
| Legend:      |  | y = Value set                         | from Configur     | ation bits on P            | OR               | C =                | Clear only bi |  |
| R = Readal   | ole bit  | W = Writable                          | 0                 |                            | mented bit, rea  |                    | ,             |  |
| -n = Value a | at POR   | '1' = Bit is set                      |                   | '0' = Bit is cle           |                  | x = Bit is unkn    | own           |  |
|              |  |                                       |                   |                            |                  |                    |               |  |
| bit 15       | Unimplemen   | ted: Read as '                        | 0'                |                            |                  |                    |               |  |
| bit 14-12    |  | Current Oscilla                       |                   |                            | <i>'</i> )       |                    |               |  |
|              |  | C oscillator (FF                      |                   |                            |                  |                    |               |  |
|              |  | C oscillator (FF<br>ower RC oscilla   | ,                 | e-by-16                    |                  |                    |               |  |
|              |  | dary oscillator                       |                   |                            |                  |                    |               |  |
|              |  | y oscillator (XT                      | • •               | PLL                        |                  |                    |               |  |
|              |  | y oscillator (XT                      |                   |                            |                  |                    |               |  |
|              |  | C oscillator (FF<br>C oscillator (FF  | ,                 |                            |                  |                    |               |  |
| bit 11       |  | ted: Read as '                        |                   |                            |                  |                    |               |  |
| bit 10-8     | NOSC<2:0>:   | New Oscillator                        | Selection bits    | <sub>3</sub> (2)           |                  |                    |               |  |
|              | 111 = Fast R   | C oscillator (FF                      | RC) with Divid    | e-by-n                     |                  |                    |               |  |
|              |  | C oscillator (FF                      |                   | e-by-16                    |                  |                    |               |  |
|              |  | ower RC oscilla                       |                   |                            |                  |                    |               |  |
|              |  | dary oscillator (<br>y oscillator (XT |                   | PLI                        |                  |                    |               |  |
|              |  | y oscillator (XT                      |                   |                            |                  |                    |               |  |
|              | 001 = Fast R   | C oscillator (FF                      | RC) with PLL      |                            |                  |                    |               |  |
|              | 000 <b>= Fast R</b>  | C oscillator (FF                      | RC)               |                            |                  |                    |               |  |
| bit 7        | CLKLOCK: (   | Clock Lock Ena                        | ble bit           |                            |                  |                    |               |  |
|              |  |                                       |                   |                            |                  | SC<7:6>) = 0b01    | <u>)</u>      |  |
|              |  | itching is disat                      | •                 |                            |                  |                    |               |  |
|              |  | -                                     | -                 | OCK SOURCE CAI             | n be modified t  | by clock switching | g             |  |
| bit 6        |  | ripheral Pin Se                       |                   | o poriphoral p             | in coloct rogict | ers not allowed    |               |  |
|              |  | •                                     |                   |                            | •                | gisters allowed    |               |  |
| bit 5        | -  | ock Status bit                        |                   |                            | •                | 0                  |               |  |
|              |  | that PLL is in                        |                   |                            |                  |                    |               |  |
|              | 0 = Indicates  | that PLL is ou                        | t of lock, start- | up timer is in p           | progress or PL   | L is disabled      |               |  |
| bit 4        | Unimplemen   | ted: Read as '                        | 0'                |                            |                  |                    |               |  |
|              | Nrites to this regis   |                                       |                   |                            |                  |                    |               |  |
|              | n the <i>"dsPIC33F/ł</i>   | •                                     |                   | •                          |                  | . ,                |               |  |
|              | Direct clock switch<br>This applies to clo<br>mode as a transition | ck switches in                        | either direction  |                            |                  |                    |               |  |

**3:** This register is reset only on a Power-on Reset (POR).

## **REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1,3)</sup> (CONTINUED)

- bit 3 CF: Clock Fail Detect bit (read/clear by application)
  - 1 = FSCM has detected clock failure
  - 0 = FSCM has not detected clock failure
- bit 2 Unimplemented: Read as '0'
- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
  - 1 = Enable secondary oscillator
  - 0 = Disable secondary oscillator
- bit 0 OSWEN: Oscillator Switch Enable bit
  - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
  - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **Section 39. "Oscillator (Part III)**" (DS70308) in the *"dsPIC33F/PIC24H Family Reference Manual"* (available from the Microchip website) for details.
  - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
  - **3:** This register is reset only on a Power-on Reset (POR).

| R/W-0         | R/W-0   | R/W-1              | R/W-1                | R/W-0                | R/W-0                | R/W-0             | R/W-0     |  |  |  |
|---------------|---|--------------------|----------------------|----------------------|----------------------|-------------------|-----------|--|--|--|
| ROI           |   | DOZE<2:0>          |                      | DOZEN <sup>(1)</sup> |                      | FRCDIV<2:0>       |           |  |  |  |
| bit 15        |   |                    |                      |                      |                      |                   | bit       |  |  |  |
| DAMO          |   |                    | DAM 0                | DAMA                 | DANLO                | DANO              | DAMO      |  |  |  |
| R/W-0         | R/W-1   | U-0                | R/W-0                | R/W-0                | R/W-0<br>PLLPRE<4:02 | R/W-0             | R/W-0     |  |  |  |
| bit 7         | DST<1:0>  | —                  |                      |                      | PLLPRE<4:0           | >                 | bit       |  |  |  |
|               |   |                    |                      |                      |                      |                   | DIL       |  |  |  |
| Legend:       |   | y = Value set f    | rom Configu          | ration bits on PC    | R                    |                   |           |  |  |  |
| R = Readabl   | e bit   | W = Writable I     | oit                  | U = Unimplem         | ented bit, read      | d as '0'          |           |  |  |  |
| -n = Value at | POR   | '1' = Bit is set   |                      | '0' = Bit is clea    | red                  | x = Bit is unkn   | own       |  |  |  |
| bit 15        | ROI: Recove                                       | er on Interrupt bi | t                    |                      |                      |                   |           |  |  |  |
|               |   | -                  |                      | the processor clo    | ock/peripheral       | clock ratio is se | et to 1:1 |  |  |  |
|               | 0 = Interrup                                      | ts have no effect  | on the DOZ           | EN bit               |                      |                   |           |  |  |  |
| bit 14-12     | DOZE<2:0>   | : Processor Cloc   | k Reduction          | Select bits          |                      |                   |           |  |  |  |
|               | 111 = FCY/1                                       | -                  |                      |                      |                      |                   |           |  |  |  |
|               | 110 = FCY/6<br>101 = FCY/3                        |                    |                      |                      |                      |                   |           |  |  |  |
|               | 100 = FCY/1                                       |                    |                      |                      |                      |                   |           |  |  |  |
|               | 011 = FCY/8                                       |                    |                      |                      |                      |                   |           |  |  |  |
|               | 010 = FCY/4                                       |                    |                      |                      |                      |                   |           |  |  |  |
|               | 001 = FCY/2<br>000 = FCY/1                        |                    |                      |                      |                      |                   |           |  |  |  |
| bit 11        |   | DZE Mode Enable    | e bit <sup>(1)</sup> |                      |                      |                   |           |  |  |  |
|               | 1 = DOZE<   | 2:0> field specifi | es the ratio b       | etween the perip     | heral clocks a       | and the process   | or clocks |  |  |  |
| bit 10-8      |   | sor clock/periphe  |                      | or Postscaler bits   |                      |                   |           |  |  |  |
|               |   |                    |                      |                      |                      |                   |           |  |  |  |
|               | 111 = FRC divide by 256<br>110 = FRC divide by 64 |                    |                      |                      |                      |                   |           |  |  |  |
|               | 101 = FRC   | divide by 32       |                      |                      |                      |                   |           |  |  |  |
|               | 100 = FRC   |                    |                      |                      |                      |                   |           |  |  |  |
|               | 011 = FRC<br>010 = FRC                            | •                  |                      |                      |                      |                   |           |  |  |  |
|               | 001 = FRC   |                    |                      |                      |                      |                   |           |  |  |  |
|               |   | divide by 1 (defa  | ult)                 |                      |                      |                   |           |  |  |  |
| bit 7-6       | PLLPOST<  | 1:0>: PLL VCO (    | Dutput Divide        | er Select bits (als  | o denoted as         | 'N2', PLL postso  | caler)    |  |  |  |
|               | 11 = Output                                       |                    |                      |                      |                      |                   |           |  |  |  |
|               | 10 = Reserv                                       |                    |                      |                      |                      |                   |           |  |  |  |
|               | 01 = Output<br>00 = Output                        |                    |                      |                      |                      |                   |           |  |  |  |
| bit 5         |   | nted: Read as '0   | ۱'                   |                      |                      |                   |           |  |  |  |
| bit 4-0       |   |                    |                      | it Divider bits (als | o denoted as         | 'N1' PLL preso    | alor)     |  |  |  |
|               | 11111 = Inp                                       |                    |                      |                      |                      | NT, TEL prese     |           |  |  |  |
|               | •   |                    |                      |                      |                      |                   |           |  |  |  |
|               | •   |                    |                      |                      |                      |                   |           |  |  |  |
|               | •   |                    |                      |                      |                      |                   |           |  |  |  |
|               | 00001 = Inp                                       | out/3              |                      |                      |                      |                   |           |  |  |  |
|               |   |                    |                      |                      |                      |                   |           |  |  |  |

## **Note 1:** This bit is cleared when the ROI bit is set and an interrupt occurs.

2: This register is reset only on a Power-on Reset (POR).

| REGISTERS           | 9-3: PLLF                           | BD: PLL FEE      | DBACK DIV | ISOR REGIS                         | IER             |                    |           |  |
|---------------------|-------------------------------------|------------------|-----------|------------------------------------|-----------------|--------------------|-----------|--|
| U-0                 | U-0                                 | U-0              | U-0       | U-0                                | U-0             | U-0                | R/W-0     |  |
| _                   | —                                   | —                | —         | —                                  |                 | —                  | PLLDIV<8: |  |
| bit 15              |                                     |                  | ·         |                                    |                 | •<br>              | bit       |  |
| R/W-0               | R/W-0                               | R/W-1            | R/W-1     | R/W-0                              | R/W-0           | R/W-0              | R/W-0     |  |
|                     |                                     |                  | PLLD      | IV<7:0>                            |                 |                    |           |  |
| bit 7               |                                     |                  |           |                                    |                 |                    | bit       |  |
| Legend:             |                                     |                  |           |                                    |                 |                    |           |  |
| R = Readable        | e bit                               | W = Writable     | bit       | U = Unimplemented bit, read as '0' |                 |                    |           |  |
| -n = Value at       | POR                                 | '1' = Bit is set |           | '0' = Bit is clea                  | ared            | x = Bit is unknown |           |  |
| bit 15-9<br>bit 8-0 | -                                   |                  |           | a (also denoted a                  | as 'M', PLL mul | tiplier)           |           |  |
|                     | •                                   | - 515            |           |                                    |                 |                    |           |  |
|                     | •                                   |                  |           |                                    |                 |                    |           |  |
|                     | •                                   |                  |           |                                    |                 |                    |           |  |
|                     | 000110000                           | = 50 (default)   |           |                                    |                 |                    |           |  |
|                     | •                                   |                  |           |                                    |                 |                    |           |  |
|                     | •                                   |                  |           |                                    |                 |                    |           |  |
|                     | •                                   |                  |           |                                    |                 |                    |           |  |
|                     | 000000010<br>000000001<br>000000000 | = 3              |           |                                    |                 |                    |           |  |

## REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER<sup>(1)</sup>

**Note 1:** This register is reset only on a Power-on Reset (POR).

| <b>REGISTER 9-4</b> | : OSCTI                  | UN: FRC OS   | CILLATOR T  | UNING REG                          | SISTER <sup>(2)</sup> |       |       |  |
|---------------------|--------------------------|--|---|------------------------------------|-----------------------|-------|-------|--|
| U-0                 | U-0                      | U-0  | U-0   | U-0                                | U-0                   | U-0   | U-0   |  |
| —                   |                          | —  | —   |                                    |                       | _     | —     |  |
| bit 15              |                          |  |   |                                    |                       |       | bit 8 |  |
| U-0                 | U-0                      | R/W-0  | R/W-0   | R/W-0                              | R/W-0                 | R/W-0 | R/W-0 |  |
| <u> </u>            |                          | R/VV-U   | K/VV-U  |                                    | <5:0> <sup>(1)</sup>  | R/W-U | R/W-U |  |
| bit 7               |                          |  |   |                                    |                       |       | bit 0 |  |
|                     |                          |  |   |                                    |                       |       |       |  |
| Legend:             |                          |  |   |                                    |                       |       |       |  |
| R = Readable bi     | t                        | W = Writable   | bit   | U = Unimplemented bit, read as '0' |                       |       |       |  |
| -n = Value at PO    | R                        | '1' = Bit is set   |   | 0' = Bit is cleared $x = Bit is$   |                       |       | nown  |  |
| bit 5-0             | <b>TUN&lt;5:0&gt;:</b> F | ted: Read as 'o<br>RC Oscillator T<br>nter frequency<br>nter frequency<br>nter frequency | uning bits <sup>(1)</sup><br>-0.375% (7.34<br>-11.625% (6.5 | 52 MHz)                            |                       |       |       |  |

| 100001 = Center frequency -11.625% (6.52 MHz) |
|---|
| 100000 = Center frequency -12% (6.49 MHz)     |
| 011111 = Center frequency +11.625% (8.23 MHz) |
| 011110 = Center frequency +11.25% (8.20 MHz)  |
| •   |
| •   |
| •   |
| 000001 = Center frequency +0.375% (7.40 MHz)  |
| 000000 = Center frequency (7.37 MHz nominal)  |
|   |

- **Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.
  - 2: This register is reset only on a Power-on Reset (POR).

## 9.2 Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

## 9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 25.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

## 9.2.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
  - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
    - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
    - 3: Refer to Section 39. "Oscillator (Part III)" (DS70308) in the "dsPIC33F/ PIC24H Family Reference Manual" for details.

## 9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

## **10.0 POWER-SAVING FEATURES**

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 9. "Watchdog Timer and Power Savings Modes" (DS70196) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices can manage power consumption in four ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

## 10.1 Clock Frequency and Clock Switching

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

## 10.2 Instruction-Based Power-Saving Modes

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

**Note:** SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake up.

## 10.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of the these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

### EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP\_MODE; Put the device into SLEEP modePWRSAV#IDLE\_MODE; Put the device into IDLE mode

## 10.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2 to 4 cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

## 10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

## 10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

## 10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific PIC MCU variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

**Note:** If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

| R/W-0        | R/W-0      | R/W-0                               |       | R/W-0  | R/W-0           |      | U-0         | U-0            | U-0   |
|--------------|------------|-------------------------------------|-------|--------|-----------------|------|-------------|----------------|-------|
| T5MD         | T4MD       | T3MD                                |       | T2MD   | T1MD            |      |             | —              | _     |
| bit 15       |            |                                     |       |        |                 |      |             |                | bit 8 |
| R/W-0        | R/W-0      | R/W-0                               |       | R/W-0  | R/W-0           |      | U-0         | R/W-0          | R/W-0 |
| I2C1MD       | U2MD       | U1MD                                |       | SPI2MD | SPI1MD          |      | 0-0         | C1MD           | AD1MD |
| bit 7        | 02100      | OTWD                                |       |        | OF THE          |      |             | ONND           | bit 0 |
| Legend:      |            |                                     |       |        |                 |      |             |                |       |
| R = Readab   | ole bit    | W = Writab                          | le bi | t      | U = Unimple     | emen | ted bit, re | ad as '0'      |       |
| -n = Value a | nt POR     | '1' = Bit is s                      | et    |        | ʻ0' = Bit is cl |      |             | x = Bit is unk | nown  |
| bit 15       | T5MD. Tim  | er5 Module Dis                      | able  | a bit  |                 |      |             |                |       |
| DIC 15       | -          | module is disa                      |       |        |                 |      |             |                |       |
|              | 0 = Timer5 | module is enal                      | oled  |        |                 |      |             |                |       |
| bit 14       | T4MD: Time | er4 Module Dis                      | sable | e bit  |                 |      |             |                |       |
|              |            | module is disa<br>module is enal    |       |        |                 |      |             |                |       |
| bit 13       |            | er3 Module Dis                      |       | e bit  |                 |      |             |                |       |
|              | -          | module is disa                      |       |        |                 |      |             |                |       |
|              | 0 = Timer3 | module is enal                      | oled  |        |                 |      |             |                |       |
| bit 12       |            | er2 Module Dis                      |       |        |                 |      |             |                |       |
|              |            | module is disa<br>module is enal    |       |        |                 |      |             |                |       |
| bit 11       |            | er1 Module Dis                      |       | e bit  |                 |      |             |                |       |
|              |            | module is disa                      |       |        |                 |      |             |                |       |
|              | 0 = Timer1 | module is enal                      | oled  |        |                 |      |             |                |       |
| bit 10-8     |            | ented: Read as                      |       |        |                 |      |             |                |       |
| bit 7        | -          | C1 Module Dis                       |       | bit    |                 |      |             |                |       |
|              |            | odule is disable<br>odule is enable |       |        |                 |      |             |                |       |
| bit 6        |            | RT2 Module Di                       |       | e bit  |                 |      |             |                |       |
|              | 1 = UART2  | module is disa                      | blec  | ł      |                 |      |             |                |       |
|              | 0 = UART2  | module is ena                       | bled  |        |                 |      |             |                |       |
| bit 5        |            | RT1 Module Di                       |       |        |                 |      |             |                |       |
|              |            | module is disa<br>module is ena     |       |        |                 |      |             |                |       |
| bit 4        | SPI2MD: S  | PI2 Module Dis                      | sable | e bit  |                 |      |             |                |       |
|              | -          | odule is disabl                     |       |        |                 |      |             |                |       |
| bit 3        |            | PI1 Module Dis                      |       | hit د  |                 |      |             |                |       |
| DIL J        |            | odule is disabl                     |       |        |                 |      |             |                |       |
|              | -          | odule is enable                     |       |        |                 |      |             |                |       |
| bit 2        | Unimpleme  | ented: Read a                       | s'0'  |        |                 |      |             |                |       |
| bit 1        | C1MD: EC/  | AN1 Module Di                       | sabl  | e bit  |                 |      |             |                |       |
|              | -          | module is disa<br>module is ena     |       |        |                 |      |             |                |       |
| bit 0        |            | DC1 Module Is ena                   |       |        |                 |      |             |                |       |
|              |            | nodule is disab                     |       |        |                 |      |             |                |       |
|              |            | nodule is enab                      |       |        |                 |      |             |                |       |
|              |            |                                     |       |        |                 |      |             |                |       |

## PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

| R/W-0        | R/W-0   | U-0   | U-0                               | U-0               | U-0              | R/W-0           | R/W-0 |  |  |
|--------------|---|---|-----------------------------------|-------------------|------------------|-----------------|-------|--|--|
| IC8MD        | IC7MD   | —   | —                                 | _                 | _                | IC2MD           | IC1MD |  |  |
| bit 15       |   |   | ·                                 |                   |                  | •               | bit   |  |  |
| U-0          | U-0   | U-0   | U-0                               | R/W-0             | R/W-0            | R/W-0           | R/W-0 |  |  |
| —            | —   | —   | —                                 | OC4MD             | OC3MD            | OC2MD           | OC1MD |  |  |
| bit 7        |   |   |                                   |                   |                  |                 | bit   |  |  |
| Legend:      |   |   |                                   |                   |                  |                 |       |  |  |
| R = Readab   | ole bit   | W = Writable  | bit                               | U = Unimplem      | nented bit, read | l as '0'        |       |  |  |
| -n = Value a | at POR  | '1' = Bit is se   | t                                 | '0' = Bit is clea | ared             | x = Bit is unkr | nown  |  |  |
| bit 15       |   | Conturo 8 Ma  | dulo Disablo bit                  |                   |                  |                 |       |  |  |
| DIL 15       | 1 = Input Cap   | -   | dule Disable bit<br>is disabled   | L                 |                  |                 |       |  |  |
|              | 0 = Input Cap   |   |                                   |                   |                  |                 |       |  |  |
| bit 14       | IC7MD: Input  | Capture 2 Mo  | dule Disable bit                  | t                 |                  |                 |       |  |  |
|              | 1 = Input Cap   |   |                                   |                   |                  |                 |       |  |  |
|              | 0 = Input Cap   |   |                                   |                   |                  |                 |       |  |  |
| bit 13-10    | Unimplement   | ted: Read as  | ʻ0'                               |                   |                  |                 |       |  |  |
| bit 9        | •   | -   | dule Disable bit                  | t                 |                  |                 |       |  |  |
|              | 1 = Input Cap<br>0 = Input Cap  |   |                                   |                   |                  |                 |       |  |  |
| bit 8        | IC1MD: Input  | Capture 1 Mo  | dule Disable bit                  | t                 |                  |                 |       |  |  |
|              | 1 = Input Cap<br>0 = Input Cap  |   |                                   |                   |                  |                 |       |  |  |
| bit 7-4      | Unimplement   | ted: Read as  | ʻ0'                               |                   |                  |                 |       |  |  |
| bit 3        | OC4MD: Outp   | out Compare 4   | Module Disabl                     | e bit             |                  |                 |       |  |  |
|              | 1 = Output Co0 = Output Co  |   | ule is disabled<br>ule is enabled |                   |                  |                 |       |  |  |
| bit 2        | -   | -   | 3 Module Disabl                   | e bit             |                  |                 |       |  |  |
|              | 1 = Output Compare 3 module is disabled<br>0 = Output Compare 3 module is enabled |   |                                   |                   |                  |                 |       |  |  |
| bit 1        | OC2MD: Outp   | OC2MD: Output Compare 2 Module Disable bit  |                                   |                   |                  |                 |       |  |  |
|              |   | 1 = Output Compare 2 module is disabled<br>0 = Output Compare 2 module is enabled |                                   |                   |                  |                 |       |  |  |
| bit 0        |   | -   | Module Disabl                     | e bit             |                  |                 |       |  |  |
|              | 1 = Output Co   | mpare 1 mod   | ule is disabled<br>ule is enabled |                   |                  |                 |       |  |  |
|              |   |   |                                   |                   |                  |                 |       |  |  |

## PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

| U-0                          | U-0  | U-0   | U-0   | U-0              | R/W-0            | R/W-0           | R/W-0 |
|------------------------------|--|---|---|------------------|------------------|-----------------|-------|
| —                            | —  | —   | —   | —                | CMPMD            | RTCCMD          | PMPMD |
| bit 15                       |  |   |   |                  |                  |                 | bit 8 |
| R/W-0                        | R/W-0  | U-0   | U-0   | U-0              | U-0              | U-0             | U-0   |
| CRCMD                        | DAC1MD   | 0-0   | 0-0   | 0-0              | 0-0              | 0-0             | 0-0   |
| bit 7                        | DACTIVID   |   | _   | _                | _                | _               | bit ( |
|                              |  |   |   |                  |                  |                 |       |
| Legend:                      |  |   |   |                  |                  |                 |       |
| R = Readabl                  | e bit  | W = Writable  | bit   | U = Unimpler     | mented bit, read | d as '0'        |       |
| -n = Value at                | POR  | '1' = Bit is set  |   | '0' = Bit is cle | ared             | x = Bit is unkn | own   |
| bit 15-11<br>bit 10<br>bit 9 | <b>CMPMD:</b> Con<br>1 = Comparat<br>0 = Comparat<br><b>RTCCMD:</b> RT<br>1 = RTCC mo        | ted: Read as '(<br>nparator Modul<br>or module is di<br>or module is er<br>CC Module Di<br>dule is disable<br>dule is enabled | e Disable bit<br>sabled<br>nabled<br>sable bit<br>d |                  |                  |                 |       |
| bit 8                        | <b>PMPMD:</b> PMF<br>1 = PMP mod<br>0 = PMP mod  |   |   |                  |                  |                 |       |
| bit 7                        | CRCMD: CRC Module Disable bit<br>1 = CRC module is disabled<br>0 = CRC module is enabled     |   |   |                  |                  |                 |       |
| bit 6                        | DAC1MD: DAC1 Module Disable bit<br>1 = DAC1 module is disabled<br>0 = DAC1 module is enabled |   |   |                  |                  |                 |       |
| hit 5-0                      | Unimplemented: Pead as '0'   |   |   |                  |                  |                 |       |

## bit 5-0 **Unimplemented:** Read as '0'

NOTES:

#### 11.0 **I/O PORTS**

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304. PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 of families devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. "I/O Ports" refer to Section 10. (DS70193) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, Vss, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

#### 11.1 Parallel I/O (PIO) Ports


Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.



#### **FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE**

## 11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See "**Pin Diagrams**" for the available pins and their functionality.

## 11.3 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the analog-to-digital (A/D) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

## 11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP, as shown in Example 11-1.

## 11.5 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJ32GP302/304, PIC24HJ64GPX02/ X04 and PIC24HJ128GPX02/X04 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

#### EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

## 11.6 Peripheral Pin Select

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

## 11.6.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

### 11.6.2 CONTROLLING PERIPHERAL PIN SELECT


Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.


## 11.6.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it is mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-14). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 11-2 illustrates remappable pin selection for U1RX input.



## FIGURE 11-2: REMAPPABLE MUX INPUT FOR U1RX



| Input Name              | Function Name | Register | Configuration<br>Bits |
|-------------------------|---------------|----------|-----------------------|
| External Interrupt 1    | INT1          | RPINR0   | INT1R<4:0>            |
| External Interrupt 2    | INT2          | RPINR1   | INT2R<4:0>            |
| Timer2 External Clock   | T2CK          | RPINR3   | T2CKR<4:0>            |
| Timer3 External Clock   | T3CK          | RPINR3   | T3CKR<4:0>            |
| Timer4 External Clock   | T4CK          | RPINR4   | T4CKR<4:0>            |
| Timer5 External Clock   | T5CK          | RPINR4   | T5CKR<4:0>            |
| Input Capture 1         | IC1           | RPINR7   | IC1R<4:0>             |
| Input Capture 2         | IC2           | RPINR7   | IC2R<4:0>             |
| Input Capture 7         | IC7           | RPINR10  | IC7R<4:0>             |
| Input Capture 8         | IC8           | RPINR10  | IC8R<4:0>             |
| Output Compare Fault A  | OCFA          | RPINR11  | OCFAR<4:0>            |
| UART1 Receive           | U1RX          | RPINR18  | U1RXR<4:0>            |
| UART1 Clear To Send     | U1CTS         | RPINR18  | U1CTSR<4:0>           |
| UART2 Receive           | U2RX          | RPINR19  | U2RXR<4:0>            |
| UART2 Clear To Send     | U2CTS         | RPINR19  | U2CTSR<4:0>           |
| SPI1 Data Input         | SDI1          | RPINR20  | SDI1R<4:0>            |
| SPI1 Clock Input        | SCK1          | RPINR20  | SCK1R<4:0>            |
| SPI1 Slave Select Input | SS1           | RPINR21  | SS1R<4:0>             |
| SPI2 Data Input         | SDI2          | RPINR22  | SDI2R<4:0>            |
| SPI2 Clock Input        | SCK2          | RPINR22  | SCK2R<4:0>            |
| SPI2 Slave Select Input | SS2           | RPINR23  | SS2R<4:0>             |
| ECAN1 Receive           | CIRX          | RPINR26  | CIRXR<4:0>            |


## TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)<sup>(1)</sup>

**Note 1:** Unless otherwise noted, all inputs use Schmitt input buffers.

## 11.6.2.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 11-15 through Register 11-27). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-2 and Figure 11-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.



### TABLE 11-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

| Function | RPnR<4:0> | Output Name                          |
|----------|-----------|--------------------------------------|
| NULL     | 00000     | RPn tied to default port pin         |
| C1OUT    | 00001     | RPn tied to Comparator1 Output       |
| C2OUT    | 00010     | RPn tied to Comparator2 Output       |
| U1TX     | 00011     | RPn tied to UART1 Transmit           |
| U1RTS    | 00100     | RPn tied to UART1 Ready To Send      |
| U2TX     | 00101     | RPn tied to UART2 Transmit           |
| U2RTS    | 00110     | RPn tied to UART2 Ready To Send      |
| SDO1     | 00111     | RPn tied to SPI1 Data Output         |
| SCK1     | 01000     | RPn tied to SPI1 Clock Output        |
| SS1      | 01001     | RPn tied to SPI1 Slave Select Output |
| SDO2     | 01010     | RPn tied to SPI2 Data Output         |
| SCK2     | 01011     | RPn tied to SPI2 Clock Output        |
| SS2      | 01100     | RPn tied to SPI2 Slave Select Output |
| C1TX     | 10000     | RPn tied to ECAN1 Transmit           |
| OC1      | 10010     | RPn tied to Output Compare 1         |
| OC2      | 10011     | RPn tied to Output Compare 2         |
| OC3      | 10100     | RPn tied to Output Compare 3         |
| OC4      | 10101     | RPn tied to Output Compare 4         |

#### 11.6.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24H devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- · Continuous state monitoring
- Configuration bit pin select lock

#### 11.6.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) the IOLOCK bit as a single operation.

| Note: | MPLAB <sup>®</sup> C30 provides built-in C                   |
|-------|--|
|       | language functions for unlocking the OSCCON register:        |
|       | builtin_write_OSCCONL(value)<br>builtin_write_OSCCONH(value) |
|       | See MPLAB Help for more information.                         |

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

#### 11.6.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset is triggered.

#### 11.6.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY Configuration bit (FOSC<5>) blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

## 11.7 Peripheral Pin Select Registers

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family of devices implement 27 registers for remappable peripheral configuration:

- 14 Input Remappable Peripheral Registers:
  - RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR11, RPINR18-RPINR23 and PRINR26
- 13 Output Remappable Peripheral Registers:
  - RPOR0-RPOR12

| Note: | Inpu | it and Output | t Re  | gister | valu | es can | only  |
|-------|------|---------------|-------|--------|------|--------|-------|
|       | be   | changed       | if    | the    | IOL  | OCK    | bit   |
|       | (OS  | CCON<6>)      | is    | set    | to   | '0'.   | See   |
|       | Sec  | tion 11.6.3.1 |       | "Cont  | rol  | Reg    | ister |
|       | Loc  | k" for a spec | cific | comm   | and  | seque  | nce.  |

## REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

| U-0    | U-0 | U-0 | R/W-1 | R/W-1 | R/W-1      | R/W-1 | R/W-1 |
|--------|-----|-----|-------|-------|------------|-------|-------|
| —      | —   | —   |       |       | INT1R<4:0> |       |       |
| bit 15 |     |     |       |       |            |       | bit 8 |

| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|-------|-----|-----|-----|-----|-----|-----|-------|
| —     | —   | —   | —   | —   | —   | —   | —     |
| bit 7 |     |     |     |     |     |     | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | as '0'             |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 15-13 | Unimplemented: Read as '0'   |
|-----------|--|
| bit 12-8  | INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the corresponding RPn pin |
|           | 11111 = Input tied to Vss<br>11001 = Input tied to RP25                      |
|           | •  |
|           | •  |
|           | •  |
|           | 00001 = Input tied to RP1<br>00000 = Input tied to RP0                       |
| bit 7-0   | Unimplemented: Read as '0'   |

## REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

| U-0 | U-0              | U-0   | U-0              | U-0  | U-0  | U-0   |
|-----|------------------|-------|------------------|--|--|---|
| _   | —                | —     | —                | —  | _  | —   |
|     |                  |       |                  |  |  | bit 8   |
|     |                  |       |                  |  |  |   |
| U-0 | U-0              | R/W-1 | R/W-1            | R/W-1  | R/W-1  | R/W-1   |
| _   | —                |       |                  | INT2R<4:0>   |  |   |
|     |                  |       |                  |  |  | bit 0   |
|     |                  |       |                  |  |  |   |
|     |                  |       |                  |  |  |   |
| it  | W = Writable I   | oit   | U = Unimpler     | mented bit, read   | l as '0'   |   |
| )R  | '1' = Bit is set |       | '0' = Bit is cle | ared   | x = Bit is unkr  | nown  |
|     |                  |       |                  | —         —         —         —           U-0         U-0         R/W-1         R/W-1           —         —         —         —           it         W = Writable bit         U = Unimpler | —         INT2R<4:0>         INT2R | —         INT2R <4:0>         INT2R |

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INTR2R<4:0>: Assign External Interrupt 2 (INTR2) to the corresponding RPn pin

11111 = Input tied to Vss 11001 = Input tied to RP25

- •
- .

00001 = Input tied to RP1

00000 = Input tied to RP0

\_\_\_ \_

| REGISTER     | 11-3: RPIN                      | R3: PERIPHE  | RAL PIN SE     | LECT INPUT       | REGISTER        | 3               |       |
|--------------|---------------------------------|--|----------------|------------------|-----------------|-----------------|-------|
| U-0          | U-0                             | U-0  | R/W-1          | R/W-1            | R/W-1           | R/W-1           | R/W-1 |
| —            | _                               | —  |                |                  | T3CKR<4:0       | >               |       |
| bit 15       |                                 |  |                |                  |                 |                 | bit   |
| U-0          | U-0                             | U-0  | R/W-1          | R/W-1            | R/W-1           | R/W-1           | R/W-1 |
| —            | _                               | _  |                |                  | T2CKR<4:0       | >               |       |
| bit 7        |                                 |  |                |                  |                 |                 | bit ( |
| Legend:      |                                 |  |                |                  |                 |                 |       |
| R = Readab   | le bit                          | W = Writable   | bit            | U = Unimpler     | mented bit, rea | ad as '0'       |       |
| -n = Value a | t POR                           | '1' = Bit is set                                       |                | '0' = Bit is cle | ared            | x = Bit is unkı | nown  |
|              | •<br>•<br>00001 = Ing           | but tied to RP25<br>but tied to RP1<br>but tied to RP0 |                |                  |                 |                 |       |
| bit 7-5      | Unimpleme                       | ented: Read as '                                       | 0'             |                  |                 |                 |       |
| bit 4-0      | 11111 = Inp<br>11001 = Inp<br>• | Assign Timer<br>but tied to Vss<br>but tied to RP25    | 2 External Clo | ock (T2CK) to t  | he correspond   | Jing RPn pin    |       |
|              | 00001 = Inp                     | out tied to RP1  |                |                  |                 |                 |       |

00000 =Input tied to RP0

\_\_ ...

## REGISTER 11-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

| U-0           | U-0                               | U-0  | R/W-1          | R/W-1            | R/W-1           | R/W-1           | R/W-1 |
|---------------|-----------------------------------|--|----------------|------------------|-----------------|-----------------|-------|
| _             | _                                 | _  |                |                  | T5CKR<4:0       | >               |       |
| bit 15        |                                   |  |                |                  |                 |                 | bit 8 |
| U-0           | U-0                               | U-0  | R/W-1          | R/W-1            | R/W-1           | R/W-1           | R/W-1 |
| —             | _                                 | _  |                |                  | T4CKR<4:0       | >               |       |
| bit 7         | ·                                 |  |                |                  |                 |                 | bit 0 |
|               |                                   |  |                |                  |                 |                 |       |
| Legend:       |                                   |  |                |                  |                 |                 |       |
| R = Readabl   | le bit                            | W = Writable   | bit            | U = Unimpler     | mented bit, rea | ad as '0'       |       |
| -n = Value at | t POR                             | '1' = Bit is set   |                | '0' = Bit is cle | ared            | x = Bit is unkr | nown  |
|               | •                                 | ut tied to Vss<br>ut tied to RP25                                |                |                  |                 |                 |       |
|               |                                   | ut tied to RP1<br>ut tied to RP0                                 |                |                  |                 |                 |       |
| bit 7-5       | Unimplemer                        | nted: Read as '  | )'             |                  |                 |                 |       |
| bit 4-0       | 11111 = Inpu<br>11001 = Inpu<br>• | Assign Timeraut tied to Vss<br>ut tied to RP25<br>ut tied to RP1 | 4 External Clo | ock (T4CK) to t  | he correspond   | ling RPn pin    |       |
|               |                                   | ut fied to RP1<br>ut fied to RP0                                 |                |                  |                 |                 |       |

| REGISTER      | 11-5: RPIN            | R7: PERIPHEI   | RAL PIN SI |                  | <b>FREGISTER</b> | 27              |       |
|---------------|-----------------------|--|------------|------------------|------------------|-----------------|-------|
| U-0           | U-0                   | U-0  | R/W-1      | R/W-1            | R/W-1            | R/W-1           | R/W-1 |
| _             |                       | _  |            |                  | IC2R<4:0>        | >               |       |
| bit 15        |                       |  |            |                  |                  |                 | bit 8 |
| U-0           | U-0                   | U-0  | R/W-1      | R/W-1            | R/W-1            | R/W-1           | R/W-1 |
| _             | _                     | _  |            |                  | IC1R<4:0>        | >               |       |
| bit 7         |                       |  |            |                  |                  |                 | bit C |
| Legend:       |                       |  |            |                  |                  |                 |       |
| R = Readabl   | e bit                 | W = Writable   | bit        | U = Unimple      | mented bit, rea  | ad as '0'       |       |
| -n = Value at | POR                   | '1' = Bit is set                                       |            | '0' = Bit is cle | eared            | x = Bit is unki | nown  |
|               | •<br>•<br>00001 = Ing | but tied to RP25<br>but tied to RP1<br>but tied to RP0 |            |                  |                  |                 |       |
| bit 7-5       | •                     | ented: Read as '                                       | n'         |                  |                  |                 |       |
| bit 4-0       | •                     | Assign Input Ca  |            | to the corresp   | onding RPn pi    | n               |       |
|               | 11111 = Inp           | put tied to Vss<br>put tied to RP25                    | ,          |                  |                  |                 |       |
|               | •                     |  |            |                  |                  |                 |       |
|               | •                     |  |            |                  |                  |                 |       |
|               | •                     |  |            |                  |                  |                 |       |
|               |                       | but tied to RP1  |            |                  |                  |                 |       |

00000 = Input tied to RP0

| U-0                           | U-0   | U-0   | R/W-1                  | R/W-1                            | R/W-1           | R/W-1           | R/W-1  |
|-------------------------------|---|---|------------------------|----------------------------------|-----------------|-----------------|--------|
|                               |   | _   |                        |                                  | IC8R<4:0>       |                 |        |
| oit 15                        |   |   |                        |                                  |                 |                 | bit 8  |
| U-0                           | U-0   | U-0   | R/W-1                  | R/W-1                            | R/W-1           | R/W-1           | R/W-1  |
| _                             | _   | _   |                        |                                  | IC7R<4:0>       | ,               |        |
| oit 7                         |   |   |                        |                                  |                 |                 | bit C  |
|                               |   |   |                        |                                  |                 |                 |        |
| <b>_egend:</b><br>R = Readabl | la hit  | W = Writable  | hit                    | LI – Unimplor                    | monted hit rec  | ad aa '0'       |        |
| n = Value at                  |   | 1' = Bit is set   |                        | 0 = 0 miniple<br>0' = Bit is cle | mented bit, rea | x = Bit is unkr | 0.11/2 |
|                               |   |   |                        |                                  |                 |                 |        |
|                               |   |   |                        |                                  |                 |                 |        |
| it 15-13                      | Unimplemen  | ted: Read as '  | 0'                     |                                  |                 |                 |        |
| oit 15-13<br>oit 12-8         | -   | ted: Read as '<br>ssign Input Ca  |                        | to the correspo                  | onding RPn pir  | n               |        |
|                               | IC8R<4:0>: A<br>11111 = Inpu  | ssign Input Ca<br>t tied to Vss   |                        | to the correspo                  | onding RPn pir  | n               |        |
|                               | IC8R<4:0>: A<br>11111 = Inpu  | ssign Input Ca  |                        | to the correspo                  | onding RPn pir  | n               |        |
|                               | IC8R<4:0>: A<br>11111 = Inpu  | ssign Input Ca<br>t tied to Vss   |                        | to the correspo                  | onding RPn pir  | n               |        |
|                               | IC8R<4:0>: A<br>11111 = Inpu  | ssign Input Ca<br>t tied to Vss   |                        | to the correspo                  | onding RPn pir  | n               |        |
|                               | IC8R<4:0>: A<br>11111 = Inpu<br>11001 = Inpu<br>•   | ssign Input Ca<br>t tied to Vss<br>t tied to RP25   |                        | to the correspo                  | onding RPn pir  | n               |        |
|                               | IC8R<4:0>: A<br>11111 = Inpu<br>11001 = Inpu<br>•<br>•<br>•<br>00001 = Inpu   | ssign Input Ca<br>t tied to Vss<br>t tied to RP25<br>t tied to RP1  |                        | to the correspo                  | onding RPn pir  | n               |        |
| bit 12-8                      | IC8R<4:0>: A<br>11111 = Inpu<br>11001 = Inpu<br>•<br>•<br>•<br>•<br>00001 = Inpu<br>00000 = Inpu  | ssign Input Ca<br>t tied to Vss<br>t tied to RP25<br>t tied to RP1<br>t tied to RP0   | apture 8 (IC8) t       | to the correspo                  | onding RPn pir  | n               |        |
| bit 12-8<br>Dit 7-5           | IC8R<4:0>: A<br>11111 = Inpu<br>11001 = Inpu<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>• | ssign Input Ca<br>t tied to Vss<br>t tied to RP25<br>t tied to RP1<br>t tied to RP0<br><b>ted:</b> Read as '                                    | apture 8 (IC8) t<br>0' |                                  |                 |                 |        |
| bit 12-8                      | IC8R<4:0>: A<br>11111 = Inpu<br>11001 = Inpu<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>• | t tied to Vss<br>t tied to RP25<br>t tied to RP1<br>t tied to RP0<br><b>ted:</b> Read as '<br>ssign Input Ca                                    | apture 8 (IC8) t<br>0' |                                  |                 |                 |        |
| bit 12-8<br>Dit 7-5           | IC8R<4:0>: A<br>11111 = Inpu<br>11001 = Inpu<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>• | t tied to Vss<br>t tied to RP25<br>t tied to RP1<br>t tied to RP0<br><b>ted:</b> Read as '<br>ssign Input Ca<br>t tied to Vss                   | apture 8 (IC8) t<br>0' |                                  |                 |                 |        |
| bit 12-8<br>Dit 7-5           | IC8R<4:0>: A<br>11111 = Inpu<br>11001 = Inpu<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>• | t tied to Vss<br>t tied to RP25<br>t tied to RP1<br>t tied to RP0<br><b>ted:</b> Read as '<br>ssign Input Ca                                    | apture 8 (IC8) t<br>0' |                                  |                 |                 |        |
| bit 12-8<br>Dit 7-5           | IC8R<4:0>: A<br>11111 = Inpu<br>11001 = Inpu<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>• | t tied to Vss<br>t tied to RP25<br>t tied to RP1<br>t tied to RP0<br><b>ted:</b> Read as '<br>ssign Input Ca<br>t tied to Vss                   | apture 8 (IC8) t<br>0' |                                  |                 |                 |        |
| bit 12-8<br>Dit 7-5           | IC8R<4:0>: A<br>11111 = Inpu<br>11001 = Inpu<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>• | t tied to Vss<br>t tied to RP25<br>t tied to RP1<br>t tied to RP0<br><b>ted:</b> Read as '<br>ssign Input Ca<br>t tied to Vss                   | apture 8 (IC8) t<br>0' |                                  |                 |                 |        |
| bit 12-8<br>Dit 7-5           | IC8R<4:0>: A<br>11111 = Inpu<br>11001 = Inpu<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>• | t tied to Vss<br>t tied to RP25<br>t tied to RP1<br>t tied to RP0<br><b>ted:</b> Read as '<br>ssign Input Ca<br>t tied to Vss<br>t tied to RP25 | apture 8 (IC8) t<br>0' |                                  |                 |                 |        |

## REGISTER 11-6: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTERS 10

#### REGISTER 11-7: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

| U-0                                | U-0 | U-0                                | U-0   | U-0   | U-0        | U-0   | U-0   |
|------------------------------------|-----|------------------------------------|-------|-------|------------|-------|-------|
| _                                  | _   | _                                  | —     | _     |            | _     | _     |
| bit 15                             |     |                                    | •     |       |            |       | bit 8 |
|                                    |     |                                    |       |       |            |       |       |
| U-0                                | U-0 | U-0                                | R/W-1 | R/W-1 | R/W-1      | R/W-1 | R/W-1 |
| —                                  | —   | —                                  |       |       | OCFAR<4:0> |       |       |
| bit 7                              |     |                                    |       |       |            |       | bit ( |
|                                    |     |                                    |       |       |            |       |       |
| Legend:                            |     |                                    |       |       |            |       |       |
| R = Readable bit W = Writable bit  |     | U = Unimplemented bit, read as '0' |       |       |            |       |       |
| -n = Value at POR '1' = Bit is set |     | '0' = Bit is cleared x = Bit is un |       |       | nown       |       |       |

bit 15-5 Unimplemented: Read as '0'

bit 4-0

4-0 OCFAR<4:0>: Assign Output Compare A (OCFA) to the corresponding RPn pin
 11111 = Input tied to Vss
 11001 = Input tied to RP25
 •

00001 = Input tied to RP1 00000 = Input tied to RP0

| U-0                               | U-0                               | U-0            | R/W-1                     | R/W-1            | R/W-1           | R/W-1           | R/W-1 |
|-----------------------------------|-----------------------------------|----------------|---------------------------|------------------|-----------------|-----------------|-------|
| _                                 |                                   |                |                           |                  | U1CTSR<4:0      | )>              |       |
| oit 15                            | ·                                 |                |                           |                  |                 |                 | bit 8 |
| U-0                               | U-0                               | U-0            | R/W-1                     | R/W-1            | R/W-1           | R/W-1           | R/W-1 |
| _                                 | _                                 |                |                           |                  | U1RXR<4:0       | >               |       |
| oit 7                             |                                   |                |                           |                  |                 |                 | bit 0 |
|                                   |                                   |                |                           |                  |                 |                 |       |
| _egend:                           |                                   |                |                           |                  |                 |                 |       |
| R = Readabl                       | e bit                             | W = Writable   | bit                       | U = Unimple      | mented bit, rea | ad as '0'       |       |
| n = Value at POR '1' = Bit is set |                                   |                |                           | '0' = Bit is cle | eared           | x = Bit is unkr | nown  |
|                                   | •                                 | t tied to RP25 |                           |                  |                 |                 |       |
|                                   | 00001 = lnpu<br>00000 = lnpu      |                |                           |                  |                 |                 |       |
| oit 7-5                           | Unimplemen                        | ted: Read as ' | )'                        |                  |                 |                 |       |
| bit 4-0                           | 11111 = Inpu<br>11001 = Inpu<br>• | t tied to RP25 | 1 Receive (U <sup>2</sup> | 1RX) to the co   | rresponding R   | Pn pin          |       |
|                                   | 00001 = Inpu<br>00000 = Inpu      |                |                           |                  |                 |                 |       |

# REGISTER 11-8: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

| U-0                                | U-0  | U-0   | R/W-1 | R/W-1            | R/W-1            | R/W-1           | R/W-1 |
|------------------------------------|--|---|-------|------------------|------------------|-----------------|-------|
| _                                  | _  | —   |       |                  | U2CTSR<4:0:      | >               |       |
| bit 15                             |  |   |       |                  |                  |                 | bit 8 |
| U-0                                | U-0  | U-0   | R/W-1 | R/W-1            | R/W-1            | R/W-1           | R/W-1 |
| _                                  | _  | —   |       |                  | U2RXR<4:0>       |                 |       |
| bit 7                              |  |   |       |                  |                  |                 | bit C |
| Legend:                            |  |   |       |                  |                  |                 |       |
| R = Readable bit W = Writable bit  |  |   |       |                  | mented bit, read |                 |       |
| -n = Value at POR '1' = Bit is set |  |   |       | '0' = Bit is cle | ared             | x = Bit is unkn | iown  |
| bit 12-8<br>bit 7-5<br>bit 4-0     | 11111 = Inp<br>11001 = Inp<br>•<br>•<br>•<br>00001 = Inp<br>00000 = Inp<br>Unimpleme | 0>: Assign UAR<br>out tied to Vss<br>out tied to RP25<br>out tied to RP1<br>out tied to RP0<br>nted: Read as '(<br>>: Assign UART | ),    |                  |                  |                 |       |
|                                    |  | ut tied to Vss<br>ut tied to RP25   |       |                  | -                |                 |       |

00000 =Input tied to RP0

| U-0                           | U-0   | U-0   | R/W-1        | R/W-1            | R/W-1          | R/W-1     | R/W-1 |
|-------------------------------|---|---|--------------|------------------|----------------|-----------|-------|
| _                             |   |   |              |                  | SCK1R<4:0      | >         |       |
| oit 15                        |   |   |              |                  |                |           | bit 8 |
| U-0                           | U-0   | U-0   | R/W-1        | R/W-1            | R/W-1          | R/W-1     | R/W-1 |
| _                             | -   | _   |              |                  | SDI1R<4:0:     |           |       |
| pit 7                         |   |   |              |                  |                |           | bit C |
|                               |   |   |              |                  |                |           |       |
| <b>_egend:</b><br>R = Readabl | o hit   | M = Mritable bit  |              | LI – Unimplor    | contod bit roc | ad as '0' |       |
| n = Value at                  |   |   |              |                  |                |           |       |
|                               |   |   |              |                  |                |           |       |
| oit 15-13                     | Unimplemen  | ted: Read as '0'  |              |                  |                |           |       |
| it 12-8                       | SCK1R<4:0>  | : Assign SPI1 Cl  | ock Input (S | CK1) to the co   | rresponding F  | RPn pin   |       |
|                               | 11111 <b>= I</b> npu                                      | t tied to Vss   |              |                  |                |           |       |
|                               | 11001 <b>= Inpu</b>                                       | t tied to RP25  |              |                  |                |           |       |
|                               | •   |   |              |                  |                |           |       |
|                               | •   |   |              |                  |                |           |       |
|                               | •   |   |              |                  |                |           |       |
|                               | 00001 - 1000  |   |              |                  |                |           |       |
|                               |   | t tied to RP1   |              |                  |                |           |       |
|                               | 00000 = Inpu  | t tied to RP0   |              |                  |                |           |       |
|                               | 00000 = Inpu<br>Unimplemen                                | t tied to RP0<br>ted: Read as '0'   |              |                  |                |           |       |
|                               | 00000 = Inpu<br>Unimplemen<br>SDI1R<4:0>:                 | t tied to RP0<br>t <b>ed:</b> Read as '0'<br>Assign SPI1 Dat                            | a Input (SDI | I1) to the corre | sponding RPr   | n pin     |       |
|                               | 00000 = Inpu<br>Unimplemen<br>SDI1R<4:0>:<br>11111 = Inpu | t tied to RP0<br>ted: Read as '0'<br>Assign SPI1 Dat<br>t tied to Vss                   | a Input (SDI | I1) to the corre | sponding RPr   | ı pin     |       |
|                               | 00000 = Inpu<br>Unimplemen<br>SDI1R<4:0>:                 | t tied to RP0<br>ted: Read as '0'<br>Assign SPI1 Dat<br>t tied to Vss                   | a Input (SDI | I1) to the corre | sponding RPr   | n pin     |       |
|                               | 00000 = Inpu<br>Unimplemen<br>SDI1R<4:0>:<br>11111 = Inpu | t tied to RP0<br>ted: Read as '0'<br>Assign SPI1 Dat<br>t tied to Vss                   | a Input (SDI | I1) to the corre | sponding RPr   | ı pin     |       |
|                               | 00000 = Inpu<br>Unimplemen<br>SDI1R<4:0>:<br>11111 = Inpu | t tied to RP0<br>ted: Read as '0'<br>Assign SPI1 Dat<br>t tied to Vss                   | a Input (SDI | I1) to the corre | sponding RPr   | n pin     |       |
| bit 7-5<br>bit 4-0            | 00000 = Inpu<br>Unimplemen<br>SDI1R<4:0>:<br>11111 = Inpu | t tied to RP0<br>ted: Read as '0'<br>Assign SPI1 Dat<br>t tied to Vss<br>t tied to RP25 | a Input (SDI | I1) to the corre | sponding RPr   | n pin     |       |

# REGISTER 11-10: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

## REGISTER 11-11: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

| U-0                                | U-0 | U-0                                   | U-0   | U-0                                | U-0       | U-0   | U-0   |
|------------------------------------|-----|---------------------------------------|-------|------------------------------------|-----------|-------|-------|
| —                                  | —   | —                                     | _     | —                                  | —         | —     | —     |
| bit 15                             |     |                                       |       |                                    |           |       | bit 8 |
|                                    |     |                                       |       |                                    |           |       |       |
| U-0                                | U-0 | U-0                                   | R/W-1 | R/W-1                              | R/W-1     | R/W-1 | R/W-1 |
|                                    | —   | —                                     |       |                                    | SS1R<4:0> |       |       |
| bit 7                              |     | ·                                     |       |                                    |           |       | bit 0 |
|                                    |     |                                       |       |                                    |           |       |       |
| Legend:                            |     |                                       |       |                                    |           |       |       |
| R = Readable I                     | oit | W = Writable                          | bit   | U = Unimplemented bit, read as '0' |           |       |       |
| -n = Value at POR '1' = Bit is set |     | '0' = Bit is cleared x = Bit is unkno |       | nown                               |           |       |       |

bit 15-5 Unimplemented: Read as '0'

bit 4-0

SS1R<4:0>: Assign SPI1 Slave Select Input (SS1) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
.
.
.

00001 = Input tied to RP1 00000 = Input tied to RP0

## REGISTER 11-12: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

| U-0  | U-0                               | U-0  | R/W-1         | R/W-1            | R/W-1           | R/W-1           | R/W-1 |
|--|-----------------------------------|--|---------------|------------------|-----------------|-----------------|-------|
| _  | —                                 | —  |               |                  | SCK2R<4:0       | >               |       |
| bit 15   |                                   |  |               |                  |                 |                 | bit 8 |
| U-0  | U-0                               | U-0  | R/W-1         | R/W-1            | R/W-1           | R/W-1           | R/W-1 |
| _  | _                                 |  |               |                  | SDI2R<4:0:      | >               |       |
| bit 7  |                                   |  |               |                  |                 |                 | bit 0 |
|  |                                   |  |               |                  |                 |                 |       |
| Legend:  |                                   |  |               |                  |                 |                 |       |
| R = Readab   | le bit                            | W = Writable I   | oit           | U = Unimplei     | mented bit, rea | ad as '0'       |       |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleare |                                   |  |               |                  |                 | x = Bit is unkr | nown  |
|  | 11111 <b>= I</b> npu              | <ul> <li>Assign SPI2 (<br/>ut tied to Vss<br/>ut tied to RP25</li> </ul> |               | ,                |                 | ·               |       |
|  | •                                 | ut tied to RP1   |               |                  |                 |                 |       |
|  | •                                 | ut tied to RP0   |               |                  |                 |                 |       |
| bit 7-5  | -                                 | nted: Read as '  |               |                  |                 |                 |       |
| bit 4-0  | 11111 = Inpu<br>11001 = Inpu<br>• | ut tied to RP25  | ata input (SD | n∠) to the corre | sponaing KPr    | ı pın           |       |
|  |                                   | ut tied to RP1<br>ut tied to RP0   |               |                  |                 |                 |       |

#### REGISTER 11-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

| _               |     |                  |                                     |                  |           |                 |       |
|-----------------|-----|------------------|-------------------------------------|------------------|-----------|-----------------|-------|
| U-0             | U-0 | U-0              | U-0                                 | U-0              | U-0       | U-0             | U-0   |
| —               | —   | —                | —                                   | —                | —         | —               | —     |
| bit 15          |     |                  |                                     |                  |           |                 | bit 8 |
|                 |     |                  |                                     |                  |           |                 |       |
| U-0             | U-0 | U-0              | R/W-1                               | R/W-1            | R/W-1     | R/W-1           | R/W-1 |
| —               | —   | —                |                                     |                  | SS2R<4:0> |                 |       |
| bit 7           | •   |                  |                                     |                  |           |                 | bit 0 |
|                 |     |                  |                                     |                  |           |                 |       |
| Legend:         |     |                  |                                     |                  |           |                 |       |
| R = Readable b  | bit | W = Writable I   | e bit U = Unimplemented bit, read a |                  |           | l as '0'        |       |
| -n = Value at P | OR  | '1' = Bit is set |                                     | '0' = Bit is cle | ared      | x = Bit is unkr | nown  |
|                 |     |                  |                                     |                  |           |                 |       |

bit 15-5 Unimplemented: Read as '0'

bit 4-0

SS2R<4:0>: Assign SPI2 Slave Select Input (SS2) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
.
.
.

00001 = Input tied to RP1 00000 = Input tied to RP0

#### U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 \_\_\_\_ \_\_\_ \_\_\_ \_\_\_ \_\_\_ \_\_\_\_ \_\_\_\_ \_ bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 C1RXR<4:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '0' = Bit is cleared -n = Value at POR '1' = Bit is set x = Bit is unknown

# REGISTER 11-14: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26<sup>(1)</sup>

bit 15-5 Unimplemented: Read as '0'

bit 4-0 C1RXR<4:0>: Assign ECAN1 Receive (C1RX) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25 • • • 00001 = Input tied to RP1 00000 = Input tied to RP0

Note 1: This register is disabled on devices without ECAN<sup>™</sup> modules.

## REGISTER 11-15: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTERS 0

| -n = Value at POR '1' = Bit is set |     |              | '0' = Bit is cleared |                                    | x = Bit is unkr | nown  |       |  |
|------------------------------------|-----|--------------|----------------------|------------------------------------|-----------------|-------|-------|--|
| R = Readable                       | bit | W = Writable | bit                  | U = Unimplemented bit, read as '0' |                 |       |       |  |
| Legend:                            |     |              |                      |                                    |                 |       |       |  |
|                                    |     |              |                      |                                    |                 |       | Dit C |  |
| bit 7                              |     |              | I                    |                                    |                 |       | bit C |  |
| _                                  |     | _            | RP0R<4:0>            |                                    |                 |       |       |  |
| U-0                                | U-0 | U-0          | R/W-0                | R/W-0                              | R/W-0           | R/W-0 | R/W-0 |  |
|                                    |     |              |                      |                                    |                 |       | DILC  |  |
| bit 15                             |     |              |                      |                                    |                 |       | bit 8 |  |
|                                    |     |              |                      |                                    | RP1R<4:0>       |       |       |  |
| U-0                                | U-0 | U-0          | R/W-0                | R/W-0                              | R/W-0           | R/W-0 | R/W-0 |  |

bit 12-8**RP1R<4:0>:** Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 11-2 for<br/>peripheral function numbers)bit 7-5**Unimplemented:** Read as '0'

bit 4-0 **RP0R<4:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-16: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTERS 1

| U-0    | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0     | R/W-0 | R/W-0 |
|--------|-----|-----|-------|-------|-----------|-------|-------|
| —      | —   | —   |       |       | RP3R<4:0> |       |       |
| bit 15 |     |     |       |       |           |       | bit 8 |

| U-0   | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0     | R/W-0 | R/W-0 |
|-------|-----|-----|-------|-------|-----------|-------|-------|
| —     | —   | —   |       |       | RP2R<4:0> |       |       |
| bit 7 |     |     |       |       |           |       | bit 0 |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-17: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTERS 2

| -n = Value at POR '1' = Bit is set |     |                | '0' = Bit is clea | ared         | x = Bit is unkr | IOWN      |       |
|------------------------------------|-----|----------------|-------------------|--------------|-----------------|-----------|-------|
|                                    |     |                |                   | -            |                 |           |       |
| R = Readable                       | bit | W = Writable b | oit               | U = Unimplen | nented bit, rea | id as '0' |       |
| Legend:                            |     |                |                   |              |                 |           |       |
|                                    |     |                |                   |              |                 |           |       |
| bit 7                              |     |                |                   |              |                 |           | bit 0 |
| —                                  | —   | —              | RP4R<4:0>         |              |                 |           |       |
| U-0                                | U-0 | U-0            | R/W-0             | R/W-0        | R/W-0           | R/W-0     | R/W-0 |
| 511 15                             |     |                |                   |              |                 |           |       |
| bit 15                             |     |                |                   |              |                 |           | bit 8 |
|                                    | _   |                |                   |              | RP5R<4:0>       |           |       |
| U-0                                | U-0 | U-0            | R/W-0             | R/W-0        | R/W-0           | R/W-0     | R/W-0 |

- bit 12-8 **RP5R<4:0>:** Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 11-2 for peripheral function numbers)
- bit 7-5 **Unimplemented:** Read as '0'
- bit 4-0 **RP4R<4:0>:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-18: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTERS 3

| U-0    | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0     | R/W-0 | R/W-0 |
|--------|-----|-----|-------|-------|-----------|-------|-------|
| —      | —   | —   |       |       | RP7R<4:0> |       |       |
| bit 15 |     |     |       |       |           |       | bit 8 |

| U-0   | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0     | R/W-0 | R/W-0 |
|-------|-----|-----|-------|-------|-----------|-------|-------|
| —     | —   | —   |       |       | RP6R<4:0> |       |       |
| bit 7 |     |     |       |       |           |       | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 11-2 for peripheral function numbers)

## REGISTER 11-19: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTERS 4

| U-0                                | U-0 | U-0 | R/W-0                                   | R/W-0 | R/W-0     | R/W-0 | R/W-0 |
|------------------------------------|-----|-----|---|-------|-----------|-------|-------|
| —                                  | —   | —   |   |       | RP9R<4:0; | >     |       |
| bit 15                             |     |     |   |       |           | bit 8 |       |
|                                    |     |     |   |       |           |       |       |
| U-0                                | U-0 | U-0 | R/W-0                                   | R/W-0 | R/W-0     | R/W-0 | R/W-0 |
| —                                  | —   | —   | RP8R<4:0>                               |       |           | >     |       |
| bit 7                              | ·   |     |   |       |           |       | bit C |
|                                    |     |     |   |       |           |       |       |
| Legend:                            |     |     |   |       |           |       |       |
| R = Readable bit W = Writable bit  |     | oit | t U = Unimplemented bit, read as '0'    |       |           |       |       |
| -n = Value at POR '1' = Bit is set |     |     | '0' = Bit is cleared x = Bit is unknown |       |           |       |       |

bit 15-13 Unimplemented: Read as '0'

| bit 12-8 | <b>RP9R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 11-2 for |
|----------|---|
|          | peripheral function numbers)  |

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-20: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTERS 5

| U-0    | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0      | R/W-0 | R/W-0 |
|--------|-----|-----|-------|-------|------------|-------|-------|
| —      | —   | —   |       |       | RP11R<4:0> |       |       |
| bit 15 |     |     |       |       |            |       | bit 8 |

| U-0   | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0      | R/W-0 | R/W-0 |
|-------|-----|-----|-------|-------|------------|-------|-------|
| —     | —   | —   |       |       | RP10R<4:0> |       |       |
| bit 7 |     |     |       |       |            |       | bit 0 |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-21: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTERS 6

| U-0                                 | U-0 | U-0                                      | R/W-0      | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |  |
|-------------------------------------|-----|--|------------|------------------------------------|-------|-------|-------|--|
| —                                   | —   | —  | RP13R<4:0> |                                    |       |       |       |  |
| bit 15                              |     |  |            |                                    |       |       | bit 8 |  |
| U-0                                 | U-0 | U-0                                      | R/W-0      | R/W-0                              | R/W-0 | R/W-0 | R/W-0 |  |
|                                     | _   | —  | RP12R<4:0> |                                    |       |       |       |  |
| bit 7                               |     |  |            |                                    |       |       | bit 0 |  |
| Legend:                             |     |  |            |                                    |       |       |       |  |
| R = Readable bit $W = Writable bit$ |     |  | oit        | U = Unimplemented bit, read as '0' |       |       |       |  |
| -n = Value at POR '1' = Bit is set  |     | 0' = Bit is cleared $x = Bit is unknown$ |            |                                    |       |       |       |  |

| bit 12-8 | RP13R<4:0>: Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 11-2 for |
|----------|--|
|          | peripheral function numbers)   |
| bit 7-5  | Unimplemented: Read as '0'   |

bit 4-0 **RP12R<4:0>:** Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-22: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTERS 7

| U-0    | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0      | R/W-0 | R/W-0 |
|--------|-----|-----|-------|-------|------------|-------|-------|
| —      | —   | —   |       |       | RP15R<4:0> |       |       |
| bit 15 |     |     |       |       |            |       | bit 8 |

| U-0   | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0      | R/W-0 | R/W-0 |
|-------|-----|-----|-------|-------|------------|-------|-------|
| —     | _   | —   |       |       | RP14R<4:0> |       |       |
| bit 7 |     |     |       |       |            |       | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | 1 as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 11-2 for peripheral function numbers)

# REGISTER 11-23: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTERS 8<sup>(1)</sup>

| U-0             | U-0 | U-0              | R/W-0 | R/W-0                              | R/W-0      | R/W-0           | R/W-0 |  |
|-----------------|-----|------------------|-------|------------------------------------|------------|-----------------|-------|--|
|                 | _   |                  |       |                                    | RP17R<4:0> | •               |       |  |
| bit 15          |     |                  |       |                                    |            |                 | bit 8 |  |
| U-0             | U-0 | U-0              | R/W-0 | R/W-0                              | R/W-0      | R/W-0           | R/W-0 |  |
| —               | _   |                  |       |                                    | RP16R<4:0> | >               |       |  |
| bit 7           |     |                  |       |                                    |            |                 | bit C |  |
|                 |     |                  |       |                                    |            |                 |       |  |
| Legend:         |     |                  |       |                                    |            |                 |       |  |
| R = Readable    | bit | W = Writable b   | oit   | U = Unimplemented bit, read as '0' |            |                 |       |  |
| -n = Value at F | POR | '1' = Bit is set |       | '0' = Bit is clea                  | ared       | x = Bit is unkr | nown  |  |

| bit 12-8 | <b>RP17R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 11-2 for peripheral function numbers) |
|----------|--|
| bit 7-5  | Unimplemented: Read as '0'   |
| hit 1 0  | <b>PD16D</b> (1.0) · Deripherel Output Eurotian is Assigned to DD16 Output Din hits (ass. Table 11.2 for                                 |

bit 4-0 **RP16R<4:0>:** Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

# REGISTER 11-24: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTERS 9<sup>(1)</sup>

| U-0           | U-0         | U-0              | R/W-0          | R/W-0            | R/W-0            | R/W-0             | R/W-0        |
|---------------|-------------|------------------|----------------|------------------|------------------|-------------------|--------------|
| _             | —           | —                |                |                  | RP19R<4:0>       |                   |              |
| bit 15        |             |                  |                |                  |                  |                   | bit 8        |
|               |             |                  | D AN A         | DAALO            | D MAL O          | DAMA              | DAM 0        |
| U-0           | U-0         | U-0              | R/W-0          | R/W-0            | R/W-0            | R/W-0             | R/W-0        |
| —             |             |                  |                |                  | RP18R<4:0>       |                   |              |
| bit 7         |             |                  |                |                  |                  |                   | bit 0        |
|               |             |                  |                |                  |                  |                   |              |
| Legend:       |             |                  |                |                  |                  |                   |              |
| R = Readabl   | le bit      | W = Writable     | bit            | U = Unimpler     | mented bit, read | l as '0'          |              |
| -n = Value at | t POR       | '1' = Bit is set |                | '0' = Bit is cle | ared             | x = Bit is unkr   | nown         |
| bit 15-13     | Unimplemen  | ted: Read as '   | 0'             |                  |                  |                   |              |
| bit 12-8      |             | Peripheral Ou    | •              | is Assigned to   | RP19 Output F    | Pin bits (see Tat | ble 11-2 for |
| bit 7-5       | Unimplemen  | ted: Read as '   | 0'             |                  |                  |                   |              |
| bit 4-0       | RP18R<4:0>: | Peripheral Ou    | Itput Function | is Assigned to   | RP18 Output F    | Pin bits (see Tat | ole 11-2 for |
|               |             | •                | •              | 0                | •                | ·                 |              |

Note 1: This register is implemented in 44-pin devices only.

peripheral function numbers)

# REGISTER 11-25: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTERS 10<sup>(1)</sup>

| U-0                                | U-0 | U-0 | R/W-0 | R/W-0                              | R/W-0      | R/W-0           | R/W-0 |  |
|------------------------------------|-----|-----|-------|------------------------------------|------------|-----------------|-------|--|
| —                                  | —   | —   |       |                                    | RP21R<4:0> | •               |       |  |
| bit 15                             |     |     |       |                                    |            |                 | bit 8 |  |
|                                    |     |     |       |                                    |            |                 |       |  |
| U-0                                | U-0 | U-0 | R/W-0 | R/W-0                              | R/W-0      | R/W-0           | R/W-0 |  |
| —                                  | —   | —   |       |                                    | RP20R<4:0> | •               |       |  |
| bit 7                              | •   |     |       |                                    |            |                 | bit 0 |  |
|                                    |     |     |       |                                    |            |                 |       |  |
| Legend:                            |     |     |       |                                    |            |                 |       |  |
| R = Readable bit W = Writable bit  |     |     | bit   | U = Unimplemented bit, read as '0' |            |                 |       |  |
| -n = Value at POR '1' = Bit is set |     |     |       | '0' = Bit is clea                  | ared       | x = Bit is unkr | nown  |  |
|                                    |     |     |       |                                    |            |                 |       |  |

| bit 15-13 | Unimplemented: Read as '0'   |
|-----------|--|
| bit 12-8  | <b>RP21R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP21 Output Pin bits (see Table 11-2 for peripheral function numbers) |
| bit 7-5   | Unimplemented: Read as '0'   |
| bit 4-0   | <b>RP20R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-2 for peripheral function numbers) |

Note 1: This register is implemented in 44-pin devices only.

# REGISTER 11-26: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTERS 11<sup>(1)</sup>

| U-0                                | U-0        | U-0                            | R/W-0                | R/W-0            | R/W-0              | R/W-0             | R/W-0        |
|------------------------------------|------------|--------------------------------|----------------------|------------------|--------------------|-------------------|--------------|
| _                                  | —          | —                              |                      |                  | RP23R<4:0          | >                 |              |
| bit 15                             |            |                                |                      |                  |                    |                   | bit 8        |
| U-0                                | U-0        | U-0                            | R/W-0                | R/W-0            | R/W-0              | R/W-0             | R/W-0        |
| —                                  | —          |                                |                      |                  | RP22R<4:0:         | >                 |              |
| bit 7                              |            |                                |                      |                  |                    |                   | bit 0        |
|                                    |            |                                |                      |                  |                    |                   |              |
| Legend:                            |            |                                |                      |                  |                    |                   |              |
| R = Readabl                        | e bit      | W = Writable                   | bit                  | U = Unimplen     | nented bit, rea    | id as '0'         |              |
| -n = Value at POR '1' = Bit is set |            |                                | '0' = Bit is cleared |                  | x = Bit is unknown |                   |              |
|                                    |            |                                |                      |                  |                    |                   |              |
| bit 15-13                          | Unimplemen | ted: Read as '                 | כי                   |                  |                    |                   |              |
| bit 12-8                           |            | : Peripheral Ounction numbers) | •                    | n is Assigned to | RP23 Output        | Pin bits (see Tal | ole 11-2 for |

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP22R<4:0>:** Peripheral Output Function is Assigned to RP22 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

# REGISTER 11-27: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTERS 12<sup>(1)</sup>

| U-0                                | U-0 | U-0 | R/W-0                                   | R/W-0 | R/W-0     | R/W-0 | R/W-0 |
|------------------------------------|-----|-----|---|-------|-----------|-------|-------|
|                                    | _   | _   |   |       | RP25R<4:0 | >     |       |
| bit 15                             |     |     |   |       |           |       | bit 8 |
| U-0                                | U-0 | U-0 | R/W-0                                   | R/W-0 | R/W-0     | R/W-0 | R/W-0 |
| 0-0                                | 0-0 | 0-0 | R/W-0                                   | R/W-0 |           |       | R/W-0 |
| —                                  | —   | —   |   |       | RP24R<4:0 | >     |       |
| bit 7                              |     |     |   |       |           |       | bit 0 |
| Legend:                            |     |     |   |       |           |       |       |
| R = Readable bit W = Writable b    |     | oit | U = Unimplemented bit, read as '0'      |       |           |       |       |
| -n = Value at POR '1' = Bit is set |     |     | '0' = Bit is cleared x = Bit is unknown |       |           | nown  |       |

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

## 12.0 TIMER1

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.


The Timer modes are determined by the following bits:

- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

| Mode                 | TCS | TGATE | TSYNC |
|----------------------|-----|-------|-------|
| Timer                | 0   | 0     | х     |
| Gated timer          | 0   | 1     | х     |
| Synchronous counter  | 1   | x     | 1     |
| Asynchronous counter | 1   | x     | 0     |

### FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



| TON-TSIDLbit 15U-0R/W-0R/W-0R/W-0U-0-TGATETCKPS<1:0>-bit 7Legend:R = Readable bitW = Writable bitU = Unimplemer-bit 7Legend:R = Readable bitW = Writable bitU = Unimplemer-bit 15TON: Timer1 On bit1 = Starts 16-bit Timer10 = Stops 16-bit Timer10 = Stops 16-bit Timer1bit 14Unimplemented: Read as '0'bit 13TSIDL: Stop in Idle Mode bit1 = Discontinue module operation when device enters Idle r<br>0 = Continue module operation in Idle modebit 12-7Unimplemented: Read as '0'bit 12-7Unimplemented: Read as '0'bit 3Clasted time accumulation enabled<br>0 = Gated time accumulation enabled<br>0 = Gated time accumulation disabledUters colspan="2">Timis bit is ignored.<br>When TCS = 0:<br>1 = Gated time accumulation disabled1 TSKPC: Timer1 Input Clock Prescale Select bits11 = 1:256<br>10 = 1:64<br>0 = 1:1bit 3Unimplemented: Read as '0'<br>bit 2TSYNC: Timer1 External Clock Input<br>When TCS = 0:<br>1 = Synchronize external clock Input<br>0 = Do not synchronize e   | U-0                                  | U-0             | U-0  |  |  |  |  |  |  |
|---|--------------------------------------|-----------------|------|--|--|--|--|--|--|
| U-0       R/W-0       R/W-0       R/W-0       U-0         -       TGATE       TCKPS<1:0>       -         bit 7         Legend:       R = Readable bit       W = Writable bit       U = Unimplement         n = Value at POR       '1' = Bit is set       '0' = Bit is cleare         bit 15       TON: Timer1 On bit       1 = Starts 16-bit Timer1       0 = Stops 16-bit Timer1         bit 14       Unimplemented: Read as '0'       0' = Discontinue module operation when device enters Idle r         bit 13       TSIDL: Stop in Idle Mode bit       1 = Discontinue module operation in Idle mode         bit 14       Unimplemented: Read as '0'       0 = Continue module operation in Idle mode         bit 12-7       Unimplemented: Read as '0'       1 = GATE: Timer1 Gated Time Accumulation Enable bit         When TCS = 1:       This bit is ignored.       When TCS = 0:         I = Gated time accumulation enabled       0 = Gated time accumulation disabled         bit 5-4       TCKPS<1:0>: Timer1 Input Clock Prescale Select bits         11 = 1:256       10 = 1:64       01 = 1:8         00 = 1:1       1 = Synchronize external Clock Input Synchronization Select         When TCS = 1:       1 = Synchronize external clock input         0 = Do not synchronize external clock input       0 = Do not synchronize external c  |                                      | —               | —    |  |  |  |  |  |  |
| —       TGATE       TCKPS<1:0>       —         bit 7         Legend:         R = Readable bit       W = Writable bit       U = Unimplement<br>'1' = Bit is set       '0' = Bit is cleare         bit 15       TON: Timer1 On bit       1 = Starts 16-bit Timer1<br>0 = Stops 16-bit Timer1       0 = Stops 16-bit Timer1         bit 14       Unimplemented: Read as '0'       1 = Discontinue module operation when device enters Idle r<br>0 = Continue module operation in Idle mode         bit 12-7       Unimplemented: Read as '0'       0         bit 12-7       Unimplemented: Read as '0'         bit 6       TGATE: Timer1 Gated Time Accumulation Enable bit         When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation enabled         0 = Gated time accumulation disabled       0 = 1:1         bit 3       Unimplemented: Read as '0'         bit 4       Unimplemented: Read as '0'         bit 5-4       TCKPS<1:0>: Timer1 Input Clock Prescale Select bits         11 = 1:256       10 = 1:4         00 = 1:1       0 = 1:1         bit 3       Unimplemented: Read as '0'         bit 4       TSYNC: Timer1 External Clock Input Synchronization Select         When TCS = 1:       1 = Synchronize external clock input         0 = Do not synchr   |                                      |                 | bit  |  |  |  |  |  |  |
| bit 7         Legend:         R = Readable bit       W = Writable bit       U = Unimplement of the start of the                          | R/W-0                                | R/W-0           | U-0  |  |  |  |  |  |  |
| Legend:         R = Readable bit       W = Writable bit       U = Unimplement of the start start of the start | TSYNC                                | TCS             | —    |  |  |  |  |  |  |
| R = Readable bitW = Writable bitU = UnimplementImage: nn = Value at POR'1' = Bit is set'0' = Bit is clearebit 15TON: Timer1 On bit1 = Starts 16-bit Timer10 = Stops 16-bit Timer1bit 14Unimplemented: Read as '0'bit 13TSIDL: Stop in Idle Mode bit1 = Discontinue module operation when device enters Idle n0 = Continue module operation in Idle modebit 12-7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bitWhen TCS = 1:<br>This bit is ignored.When TCS = 0:<br>1 = Gated time accumulation enabled<br>0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits11 = 1:256<br>10 = 1:64<br>01 = 1:8<br>00 = 1:1bit 3Unimplemented: Read as '0'bit 4TSYNC: Timer1 External Clock Input Synchronization Select<br>When TCS = 1:<br>1 = Synchronize external clock input<br>0 = Do not synchronize external clock input<br>   |                                      |                 | bit  |  |  |  |  |  |  |
| n = Value at POR'1' = Bit is set'0' = Bit is clearebit 15TON: Timer1 On bit1 = Starts 16-bit Timer10 = Stops 16-bit Timer1bit 14Unimplemented: Read as '0'bit 13TSIDL: Stop in Idle Mode bit1 = Discontinue module operation when device enters Idle n0 = Continue module operation in Idle modebit 12-7Unimplemented: Read as '0'bit 12-7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bitWhen TCS = 1:This bit is ignored.When TCS = 0:1 = Gated time accumulation enabled0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits11 = 1:25610 = 1:640 = 1:10 = 1:1bit 3Unimplemented: Read as '0'bit 4Unimplemented: Read as '0'bit 5TSYNC: Timer1 External Clock Input Synchronization SelectWhen TCS = 1:1 = Synchronize external clock input0 = Do not synchronize external clock input0 = Do not synchronize external clock inputWhen TCS = 0:This bit is ignored.bit 1TCS: Timer1 Clock Source Select bit1 = External clock from pin T1CK (on the rising edge)  |                                      |                 |      |  |  |  |  |  |  |
| bit 15<br>TON: Timer1 On bit<br>1 = Starts 16-bit Timer1<br>0 = Stops 16-bit Timer1<br>bit 14<br>Unimplemented: Read as '0'<br>TSIDL: Stop in Idle Mode bit<br>$1 = \text{Discontinue module operation when device enters Idle r 0 = \text{Continue module operation in Idle mode}bit 12-7Unimplemented: Read as '0'to a Continue TCS = 1:This bit is ignored.When TCS = 0:1 = Gated time accumulation enabled0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits11 = 1:25610 = 1:6401 = 1:800 = 1:1bit 3Unimplemented: Read as '0'TSYNC: Timer1 External Clock Input Synchronization SelectWhen TCS = 1:1 = Synchronize external clock input0 = Do not synchronize external clock input0 = Do not synchronize external clock input0 = Do not synchronize external clock input\frac{When TCS = 0:}{\text{This bit is ignored.}}bit 1TCS: Timer1 Clock Source Select bit1 = External clock from pin T1CK (on the rising edge)$  | ented bit,                           | ead as '0'      |      |  |  |  |  |  |  |
| 1 = Starts 16-bit Timer1<br>0 = Stops 16-bit Timer1bit 14Unimplemented: Read as '0'bit 13TSIDL: Stop in Idle Mode bit<br>1 = Discontinue module operation when device enters Idle r<br>0 = Continue module operation in Idle modebit 12-7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bit<br>When TCS = 1:<br>This bit is ignored.<br>When TCS = 0:<br>1 = Gated time accumulation enabled<br>0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits<br>11 = 1:256<br>10 = 1:64<br>01 = 1:8<br>00 = 1:1bit 3Unimplemented: Read as '0'<br>TSYNC: Timer1 External Clock Input Synchronization Select<br>When TCS = 1:<br>1 = Synchronize external clock input<br>0 = Do not synchronize external clock input<br>When TCS = 0:<br>This bit is ignored.bit 1TCS: Timer1 Clock Source Select bit<br>1 = External clock from pin T1CK (on the rising edge)  | red                                  | x = Bit is unkr | nown |  |  |  |  |  |  |
| 1 = Starts 16-bit Timer1<br>0 = Stops 16-bit Timer1bit 14Unimplemented: Read as '0'bit 13TSIDL: Stop in Idle Mode bit<br>1 = Discontinue module operation when device enters Idle r<br>0 = Continue module operation in Idle modebit 12-7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bit<br>When TCS = 1:<br>This bit is ignored.<br>When TCS = 0:<br>1 = Gated time accumulation enabled<br>0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits<br>11 = 1:256<br>10 = 1:64<br>01 = 1:8<br>00 = 1:1bit 3Unimplemented: Read as '0'<br>TSYNC: Timer1 External Clock Input Synchronization Select<br>When TCS = 1:<br>1 = Synchronize external clock input<br>0 = Do not synchronize external clock input<br>When TCS = 0:<br>This bit is ignored.bit 1TCS: Timer1 Clock Source Select bit<br>1 = External clock from pin T1CK (on the rising edge)  |                                      |                 |      |  |  |  |  |  |  |
| bit 14<br>bit 14<br>bit 13<br><b>TSIDL</b> : Stop in Idle Mode bit<br>$1 = \text{Discontinue module operation when device enters Idle r 0 = \text{Continue module operation in Idle mode}bit 12-7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bitWhen TCS = 1:This bit is ignored.When TCS = 0:1 = Gated time accumulation enabled0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits11 = 1:25610 = 1:6401 = 1:800 = 1:1bit 3Unimplemented: Read as '0'bit 2TSYNC: Timer1 External Clock Input Synchronization SelectWhen TCS = 1:1 = Synchronize external clock input0 = Do not synchronize external clock input0 = Do not synchronize external clock inputWhen TCS = 0:This bit is ignored.bit 1TCS: Timer1 Clock Source Select bit1 = External clock from pin T1CK (on the rising edge)$   |                                      |                 |      |  |  |  |  |  |  |
| bit 14Unimplemented: Read as '0'bit 13TSIDL: Stop in Idle Mode bit1 = Discontinue module operation when device enters Idle r<br>0 = Continue module operation in Idle modebit 12-7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bit<br>When TCS = 1:<br>This bit is ignored.When TCS = 0:<br>1 = Gated time accumulation enabled<br>0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits11 = 1:256<br>10 = 1:64<br>00 = 1:1bit 3Unimplemented: Read as '0'bit 4TSYNC: Timer1 External Clock Input Synchronization Select<br>When TCS = 1:<br>1 = Synchronize external clock input<br>0 = Do not synchronize external clock input<br>$\frac{When TCS = 0:}{This bit is ignored.}$ bit 1TCS: Timer1 Clock Source Select bit<br>1 = External clock from pin T1CK (on the rising edge)  |                                      |                 |      |  |  |  |  |  |  |
| bit 13TSIDL: Stop in Idle Mode bit1 = Discontinue module operation when device enters Idle m<br>0 = Continue module operation in Idle modebit 12-7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bit<br>When TCS = 1:<br>This bit is ignored.When TCS = 0:<br>1 = Gated time accumulation enabled<br>0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits11 = 1:256<br>10 = 1:64<br>0 = 1:1bit 3Unimplemented: Read as '0'bit 4TSYNC: Timer1 External Clock Input Synchronization Select<br>When TCS = 1:<br>1 = Synchronize external clock input<br>0 = Do not synchronize external clock input<br>When TCS = 0:<br>This bit is ignored.bit 1TCS: Timer1 Clock Source Select bit<br>1 = External clock from pin T1CK (on the rising edge)   |                                      |                 |      |  |  |  |  |  |  |
| 1 = Discontinue module operation when device enters Idle r<br>0 = Continue module operation in Idle modebit 12-7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bit<br>When TCS = 1:<br>This bit is ignored.<br>When TCS = 0:<br>1 = Gated time accumulation enabled<br>0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits<br>11 = 1:256<br>10 = 1:64<br>01 = 1:8<br>00 = 1:1bit 3Unimplemented: Read as '0'bit 4TSYNC: Timer1 External Clock Input Synchronization Select<br>When TCS = 1:<br>1 = Synchronize external clock input<br>0 = Do not synchronize external clock input<br>When TCS = 0:<br>This bit is ignored.bit 1TCS: Timer1 Clock Source Select bit<br>1 = External clock from pin T1CK (on the rising edge)  |                                      |                 |      |  |  |  |  |  |  |
| $0 = Continue module operation in Idle mode$ bit 12-7 Unimplemented: Read as '0' TGATE: Timer1 Gated Time Accumulation Enable bit $\frac{When TCS = 1:}{This bit is ignored.}$ $\frac{When TCS = 0:}{1 = Gated time accumulation enabled}$ $0 = Gated time accumulation disabled$ bit 5-4 TCKPS<1:0>: Timer1 Input Clock Prescale Select bits $11 = 1:256$ $10 = 1:64$ $01 = 1:8$ $00 = 1:1$ bit 3 Unimplemented: Read as '0' TSYNC: Timer1 External Clock Input Synchronization Select $\frac{When TCS = 1:}{1 = Synchronize external clock input}$ $0 = Do not synchronize external clock input$ $\frac{When TCS = 0:}{This bit is ignored.}$ bit 1 TCS: Timer1 Clock Source Select bit $1 = External clock from pin T1CK (on the rising edge)$   | TSIDL: Stop in Idle Mode bit         |                 |      |  |  |  |  |  |  |
| bit 6TGATE: Timer1 Gated Time Accumulation Enable bit<br>$\frac{When TCS = 1:}{This bit is ignored.}$<br>$\frac{When TCS = 0:}{1 = Gated time accumulation enabled}$<br>$0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bitsbit 3Il = 1:25610 = 1:6401 = 1:800 = 1:1bit 3Unimplemented: Read as '0'bit 4TSYNC: Timer1 External Clock Input Synchronization Select\frac{When TCS = 1:}{1 = Synchronize external clock input0 = Do not synchronize external clock input\frac{When TCS = 0:}{This bit is ignored.}bit 1TCS: Timer1 Clock Source Select bit1 = External clock from pin T1CK (on the rising edge)$  | mode                                 |                 |      |  |  |  |  |  |  |
| When TCS = 1:<br>This bit is ignored.When TCS = 0:<br>1 = Gated time accumulation enabled<br>0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits $11 = 1:256$<br>$10 = 1:64$<br>$01 = 1:8$<br>$00 = 1:1$ bit 3Unimplemented: Read as '0'bit 2TSYNC: Timer1 External Clock Input Synchronization Select<br>When TCS = 1:<br>$1 = $ Synchronize external clock input<br>$0 = $ Do not synchronize external clock input<br>$0 = $ Do not synchronize external clock input<br>$\frac{When TCS = 0:}{This bit is ignored.}$ bit 1tit 1TCS: Timer1 Clock Source Select bit<br>$1 = $ External clock from pin T1CK (on the rising edge)   |                                      |                 |      |  |  |  |  |  |  |
| This bit is ignored.When TCS = 0:1 = Gated time accumulation enabled0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits11 = 1:25610 = 1:6401 = 1:800 = 1:1bit 3Unimplemented: Read as '0'TSYNC: Timer1 External Clock Input Synchronization SelectWhen TCS = 1:1 = Synchronize external clock input0 = Do not synchronize external clock inputWhen TCS = 0:This bit is ignored.bit 1TCS: Timer1 Clock Source Select bit1 = External clock from pin T1CK (on the rising edge)   | •                                    |                 |      |  |  |  |  |  |  |
| When TCS = 0:<br>1 = Gated time accumulation enabled<br>0 = Gated time accumulation disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits<br>11 = 1:256<br>10 = 1:64<br>01 = 1:8<br>00 = 1:1bit 3Unimplemented: Read as '0'bit 3Unimplemented: Read as '0'When TCS = 1:<br>1 = Synchronize external Clock Input Synchronization Select<br>When TCS = 0:<br>This bit is ignored.bit 1TCS: Timer1 Clock Source Select bit<br>1 = External clock from pin T1CK (on the rising edge)   |                                      |                 |      |  |  |  |  |  |  |
| $1 = Gated time accumulation enabled$ $0 = Gated time accumulation disabled$ bit 5-4 <b>TCKPS&lt;1:0&gt;:</b> Timer1 Input Clock Prescale Select bits $11 = 1:256$ $10 = 1:64$ $01 = 1:8$ $00 = 1:1$ bit 3 <b>Unimplemented:</b> Read as '0'bit 2 <b>TSYNC:</b> Timer1 External Clock Input Synchronization Select $\frac{When TCS = 1:}{1 = Synchronize external clock input}$ $0 = Do not synchronize external clock input$ $\frac{When TCS = 0:}{This bit is ignored.}$ bit 1 <b>TCS:</b> Timer1 Clock Source Select bit $1 = External clock from pin T1CK (on the rising edge)$   |                                      |                 |      |  |  |  |  |  |  |
| $0 = Gated time accumulation disabled$ bit 5-4 $TCKPS<1:0>: Timer1 Input Clock Prescale Select bits$ $11 = 1:256$ $10 = 1:64$ $01 = 1:8$ $00 = 1:1$ bit 3 $Unimplemented: Read as '0'$ bit 2 $TSYNC: Timer1 External Clock Input Synchronization Select$ $\frac{When TCS = 1:}{1 = Synchronize external clock input}$ $0 = Do not synchronize external clock input$ $\frac{When TCS = 0:}{This bit is ignored}.$ bit 1 $TCS: Timer1 Clock Source Select bit$ $1 = External clock from pin T1CK (on the rising edge)$  |                                      |                 |      |  |  |  |  |  |  |
| bit 5-4       TCKPS<1:0>: Timer1 Input Clock Prescale Select bits         11 = 1:256       10 = 1:64         01 = 1:8       00 = 1:1         bit 3       Unimplemented: Read as '0'         bit 2       TSYNC: Timer1 External Clock Input Synchronization Select         When TCS = 1:       1 = Synchronize external clock input         0 = Do not synchronize external clock input       0 = Do not synchronize external clock input         When TCS = 0:       This bit is ignored.         bit 1       TCS: Timer1 Clock Source Select bit         1 = External clock from pin T1CK (on the rising edge)   |                                      |                 |      |  |  |  |  |  |  |
| $11 = 1:256$ $10 = 1:64$ $01 = 1:8$ $00 = 1:1$ bit 3 Unimplemented: Read as '0' TSYNC: Timer1 External Clock Input Synchronization Select $\frac{When TCS = 1:}{1 = Synchronize external clock input}$ $0 = Do not synchronize external clock input$ $\frac{When TCS = 0:}{This bit is ignored.}$ bit 1 TCS: Timer1 Clock Source Select bit $1 = External clock from pin T1CK (on the rising edge)$   |                                      |                 |      |  |  |  |  |  |  |
| $10 = 1:64$ $01 = 1:8$ $00 = 1:1$ bit 3 Unimplemented: Read as '0' TSYNC: Timer1 External Clock Input Synchronization Select $\frac{When TCS = 1:}{1 = Synchronize external clock input}$ $0 = Do not synchronize external clock input$ $\frac{When TCS = 0:}{This bit is ignored.}$ bit 1 TCS: Timer1 Clock Source Select bit $1 = External clock from pin T1CK (on the rising edge)$  |                                      |                 |      |  |  |  |  |  |  |
| bit 3<br>01 = 1:8<br>00 = 1:1<br>bit 3<br><b>Unimplemented:</b> Read as '0'<br><b>TSYNC:</b> Timer1 External Clock Input Synchronization Select<br><u>When TCS = 1:</u><br>1 = Synchronize external clock input<br>0 = Do not synchronize external clock input<br><u>When TCS = 0:</u><br>This bit is ignored.<br>bit 1<br><b>TCS:</b> Timer1 Clock Source Select bit<br>1 = External clock from pin T1CK (on the rising edge)  |                                      |                 |      |  |  |  |  |  |  |
| 00 = 1:1         bit 3       Unimplemented: Read as '0'         bit 2       TSYNC: Timer1 External Clock Input Synchronization Select         When TCS = 1:       1 = Synchronize external clock input         0 = Do not synchronize external clock input       0 = Do not synchronize external clock input         When TCS = 0:       This bit is ignored.         bit 1       TCS: Timer1 Clock Source Select bit         1 = External clock from pin T1CK (on the rising edge)   |                                      |                 |      |  |  |  |  |  |  |
| bit 2 <b>TSYNC:</b> Timer1 External Clock Input Synchronization Select<br>$\frac{When TCS = 1:}{1 = Synchronize external clock input}$ $0 = Do not synchronize external clock input$ $\frac{When TCS = 0:}{This bit is ignored}.$ bit 1 <b>TCS:</b> Timer1 Clock Source Select bit<br>1 = External clock from pin T1CK (on the rising edge)   |                                      |                 |      |  |  |  |  |  |  |
| When TCS = 1:         1 = Synchronize external clock input         0 = Do not synchronize external clock input         When TCS = 0:         This bit is ignored.         Dit 1         TCS: Timer1 Clock Source Select bit         1 = External clock from pin T1CK (on the rising edge)   |                                      |                 |      |  |  |  |  |  |  |
| When TCS = 1:<br>1 = Synchronize external clock input<br>0 = Do not synchronize external clock input<br>When TCS = 0:<br>This bit is ignored.Dit 1TCS: Timer1 Clock Source Select bit<br>1 = External clock from pin T1CK (on the rising edge)  | •                                    |                 |      |  |  |  |  |  |  |
| <ul> <li>0 = Do not synchronize external clock input<br/>When TCS = 0:<br/>This bit is ignored.     </li> <li>bit 1 TCS: Timer1 Clock Source Select bit<br/>1 = External clock from pin T1CK (on the rising edge)     </li> </ul>   |                                      |                 |      |  |  |  |  |  |  |
| When TCS = 0:         This bit is ignored.         bit 1         TCS: Timer1 Clock Source Select bit         1 = External clock from pin T1CK (on the rising edge)  | 1 = Synchronize external clock input |                 |      |  |  |  |  |  |  |
| This bit is ignored.         bit 1         TCS: Timer1 Clock Source Select bit         1 = External clock from pin T1CK (on the rising edge)  |                                      |                 |      |  |  |  |  |  |  |
| bit 1 <b>TCS:</b> Timer1 Clock Source Select bit<br>1 = External clock from pin T1CK (on the rising edge)   |                                      |                 |      |  |  |  |  |  |  |
| 1 = External clock from pin T1CK (on the rising edge)   |                                      |                 |      |  |  |  |  |  |  |
| $0$ Internal algorithm ( $\Gamma_0$ )   |                                      |                 |      |  |  |  |  |  |  |
| 0 = Internal clock (FCY)<br>bit 0 Unimplemented: Read as '0'  |                                      |                 |      |  |  |  |  |  |  |

# 13.0 TIMER2/3 AND TIMER4/5 FEATURE

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, the of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2 and Timer4 are Type B timers with the following specific features:

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler


A block diagram of the Type B timer is shown in Figure 13-1.

Timer3 and Timer5 are Type C timers with the following specific features:


- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- At least one Type C timer has the ability to trigger an A/D conversion
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler

A block diagram of the Type C timer is shown in Figure 13-2.

## FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 or 4)







The Timer2/3 and Timer4/5 modules can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

| Mode                     | TCS | TGATE |
|--------------------------|-----|-------|
| Timer                    | 0   | 0     |
| Gated timer              | 0   | 1     |
| Synchronous coun-<br>ter | 1   | х     |

## 13.1 16-Bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

| Note: | Only Timer2 and Timer3 can trigger a |
|-------|--------------------------------------|
|       | DMA data transfer.                   |

## 13.2 32-Bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control register (TxCON<3>) must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control register (TxCON) bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit).

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 13-2.

#### TABLE 13-2: 32-BIT TIMER

| TYPE B Timer (Isw) | TYPE C Timer (msw) |
|--------------------|--------------------|
| Timer2             | Timer3             |
| Timer4             | Timer5             |

A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-timer module can operate in one of the following modes:


- Timer mode
- Gated Timer mode
- Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
- If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word.





| R/W-0         | U-0  | R/W-0   | U-0          | U-0                | U-0                         | U-0             | U-0   |  |  |  |  |
|---------------|--|---|--------------|--------------------|-----------------------------|-----------------|-------|--|--|--|--|
| TON           | —  | TSIDL   | —            | —                  | —                           | —               | —     |  |  |  |  |
| bit 15        |  |   |              |                    |                             |                 | bit 8 |  |  |  |  |
|               |  |   |              |                    |                             |                 |       |  |  |  |  |
| U-0           | R/W-0  | R/W-0   | R/W-0        | R/W-0              | U-0                         | R/W-0           | U-0   |  |  |  |  |
|               | TGATE  | TCKPS   | 5<1:0>       | T32                |                             | TCS             | —     |  |  |  |  |
| bit 7         |  |   |              |                    |                             |                 | bit ( |  |  |  |  |
| Legend:       |  |   |              |                    |                             |                 |       |  |  |  |  |
| R = Readabl   | le bit   | W = Writable  | bit          | U = Unimplen       | nented bit, rea             | d as '0'        |       |  |  |  |  |
| -n = Value at |  | '1' = Bit is set  |              | '0' = Bit is clea  |                             | x = Bit is unkn | own   |  |  |  |  |
|               |  |   |              |                    |                             |                 |       |  |  |  |  |
| bit 15        | TON: Timerx  | On bit  |              |                    |                             |                 |       |  |  |  |  |
|               |  | 1 (in 32-bit Tim  |              |                    |                             |                 |       |  |  |  |  |
|               |  | -bit TMRx:TMR   |              |                    |                             |                 |       |  |  |  |  |
|               | 0 = Stops 32-bit TMRx:TMRy timer pair                                    |   |              |                    |                             |                 |       |  |  |  |  |
|               | <u>When T32 = 0 (in 16-bit Timer mode):</u><br>1 = Starts 16-bit timer   |   |              |                    |                             |                 |       |  |  |  |  |
|               | 0 = Stops 16   |   |              |                    |                             |                 |       |  |  |  |  |
| bit 14        | Unimplemer   | nted: Read as '   | 0'           |                    |                             |                 |       |  |  |  |  |
| bit 13        | TSIDL: Stop in Idle Mode bit   |   |              |                    |                             |                 |       |  |  |  |  |
|               |  |   |              | vice enters Idle i | mode                        |                 |       |  |  |  |  |
| bit 12-7      |  | e timer operation   |              | 2                  |                             |                 |       |  |  |  |  |
| bit 6         | -  | Unimplemented: Read as '0'  |              |                    |                             |                 |       |  |  |  |  |
|               | <b>TGATE:</b> Timerx Gated Time Accumulation Enable bit<br>When TCS = 1: |   |              |                    |                             |                 |       |  |  |  |  |
|               | This bit is ignored.   |   |              |                    |                             |                 |       |  |  |  |  |
|               | When $TCS = 0$ :   |   |              |                    |                             |                 |       |  |  |  |  |
|               | 1 = Gated time accumulation enabled                                      |   |              |                    |                             |                 |       |  |  |  |  |
|               |  | ne accumulatio  |              |                    |                             |                 |       |  |  |  |  |
| bit 5-4       |  | >: Timerx Input   | Clock Presca | le Select bits     |                             |                 |       |  |  |  |  |
|               | 11 = 1:256 prescale value<br>10 = 1:64 prescale value                    |   |              |                    |                             |                 |       |  |  |  |  |
|               |  |   |              |                    |                             |                 |       |  |  |  |  |
|               | 01 = 1:8 prescale value<br>00 = 1:1 prescale value                       |   |              |                    |                             |                 |       |  |  |  |  |
| bit 3         | <b>T32:</b> 32-bit Timerx Mode Select bit                                |   |              |                    |                             |                 |       |  |  |  |  |
|               |  | 1 = TMRx and TMRy form a 32-bit timer<br>0 = TMRx and TMRy form separate 16-bit timer |              |                    |                             |                 |       |  |  |  |  |
| bit 2         | Unimplemer   | nted: Read as '   | 0'           |                    |                             |                 |       |  |  |  |  |
| bit 1         | TCS: Timerx  | Clock Source S  | Select bit   |                    |                             |                 |       |  |  |  |  |
|               |  | clock from TxC<br>clock (Fosc/2)  | K pin        |                    |                             |                 |       |  |  |  |  |
| bit 0         |  | nted: Read as '   |              |                    | ) = Internal clock (Fosc/2) |                 |       |  |  |  |  |

| R/W-0              | U-0   | R/W-0   | U-0   | U-0                | U-0            | U-0                | U-0  |  |  |  |
|--------------------|---|---|---|--------------------|----------------|--------------------|------|--|--|--|
| TON <sup>(2)</sup> | _   | TSIDL <sup>(1)</sup>  | _   | _                  | _              | —                  | _    |  |  |  |
| bit 15             |   | I   |   |                    |                |                    | bit  |  |  |  |
|                    |   |   |   |                    |                |                    |      |  |  |  |
| U-0                | R/W-0   | R/W-0   | R/W-0   | U-0                | U-0            | R/W-0              | U-0  |  |  |  |
|                    | TGATE <sup>(2)</sup>  | TCKPS   | <1:0> <b>(2)</b>  |                    |                | TCS <sup>(2)</sup> |      |  |  |  |
| bit 7              |   |   |   |                    |                |                    | bit  |  |  |  |
| Legend:            |   |   |   |                    |                |                    |      |  |  |  |
| R = Readabl        | e hit   | W = Writable  | hit   | U = Unimplem       | nented hit rea | d as '0'           |      |  |  |  |
|                    | eadable bitW = Writable bitU = Unimplemented bit, read as '0''alue at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown |   |   |                    |                |                    |      |  |  |  |
|                    |   |   |   |                    | areu           |                    | OWIT |  |  |  |
| bit 15             | TON: Timery   | On bit <b>(2)</b>   |   |                    |                |                    |      |  |  |  |
|                    | 1 = Starts 16-  |   |   |                    |                |                    |      |  |  |  |
|                    | 0 = Stops 16-   | bit Timerx  |   |                    |                |                    |      |  |  |  |
| bit 14             | Unimplemen  | ted: Read as '  | )'  |                    |                |                    |      |  |  |  |
| bit 13             | TSIDL: Stop i   | n Idle Mode bit   | (1)   |                    |                |                    |      |  |  |  |
|                    |   | ue timer operat<br>timer operation  |   | vice enters Idle r | node           |                    |      |  |  |  |
| bit 12-7           |   | ted: Read as '  |   | ,<br>,             |                |                    |      |  |  |  |
| bit 6              |   |   |   | n Enable hit(2)    |                |                    |      |  |  |  |
|                    |   | <b>TGATE:</b> Timerx Gated Time Accumulation Enable bit <sup>(2)</sup><br>When TCS = 1: |   |                    |                |                    |      |  |  |  |
|                    |   | This bit is ignored.  |   |                    |                |                    |      |  |  |  |
|                    | When $TCS = 0$ :  |   |   |                    |                |                    |      |  |  |  |
|                    |   | 1 = Gated time accumulation enabled   |   |                    |                |                    |      |  |  |  |
|                    |   | e accumulation  |   |                    |                |                    |      |  |  |  |
| bit 5-4            |   | TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup>                      |   |                    |                |                    |      |  |  |  |
|                    |   | 11 = 1:256 prescale value<br>10 = 1:64 prescale value                                   |   |                    |                |                    |      |  |  |  |
|                    | 01 = 1.8 prescale value   |   |   |                    |                |                    |      |  |  |  |
|                    | 00 = 1:1 pres   | cale value  |   |                    |                |                    |      |  |  |  |
| bit 3-2            | Unimplemen  | ted: Read as 'd   | )'  |                    |                |                    |      |  |  |  |
| bit 1              | TCS: Timerx   | Clock Source S  | Select bit <sup>(2)</sup>                               |                    |                |                    |      |  |  |  |
|                    |   | clock from TxCl   | <pin< td=""><td></td><td></td><td></td><td></td></pin<> |                    |                |                    |      |  |  |  |
|                    | 0 = Internal cl   |   |   |                    |                |                    |      |  |  |  |
| bit 0              | Unimplemen  |   |   |                    |                |                    |      |  |  |  |

#### TYCON TIMEP CONTROL PECISTER /Y 3 OP 5) CIGTED 12-2-

Note 1: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), these bits have no effect.

NOTES:

# 14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304. the of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices support up to four input capture channels.


The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- Simple Capture Event modes:
  - Capture timer value on every falling edge of input at ICx pin
  - Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling)
- Prescaler Capture Event modes:
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- 4-word FIFO buffer for capture values:
  - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts
- Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00).



# 14.1 Input Capture Registers

# **REGISTER 14-1:** ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2, 7 OR 8)

| U-0    | U-0   | R/W-0  | U-0    | U-0    | U-0   | U-0   | U-0   |
|--------|-------|--------|--------|--------|-------|-------|-------|
| —      | —     | ICSIDL | —      | —      | —     | —     | —     |
| bit 15 |       |        |        |        |       |       | bit 8 |
|        |       |        |        |        |       |       |       |
| R/W-0  | R/W-0 | R/W-0  | R-0 HC | R-0 HC | R/W-0 | R/W-0 | R/W-0 |

| R/W-0 | R/W-0 | R/W-0 | R-0, HC | R-0, HC | R/W-0 | R/W-0    | R/W-0 |
|-------|-------|-------|---------|---------|-------|----------|-------|
| ICTMR | ICI<  | 1:0>  | ICOV    | ICBNE   |       | ICM<2:0> |       |
| bit 7 |       |       |         |         |       |          | bit 0 |

| Legend:HC = Cleared in Hardware |                  |   |                    |  |  |
|---------------------------------|------------------|---|--------------------|--|--|
| R = Readable bit                | W = Writable bit | W = Writable bit U = Unimplemented bit, read as '0' |                    |  |  |
| -n = Value at POR               | '1' = Bit is set | '0' = Bit is cleared                                | x = Bit is unknown |  |  |

| bit 15-14 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 13    | ICSIDL: Input Capture Module Stop in Idle Control bit   |
|           | <ul> <li>1 = Input capture module halts in CPU Idle mode</li> <li>0 = Input capture module continues to operate in CPU Idle mode</li> </ul>   |
| bit 12-8  | Unimplemented: Read as '0'  |
| bit 7     | ICTMR: Input Capture Timer Select bits  |
|           | <ul> <li>1 = TMR2 contents are captured on capture event</li> <li>0 = TMR3 contents are captured on capture event</li> </ul>  |
| bit 6-5   | ICI<1:0>: Select Number of Captures per Interrupt bits  |
|           | <ul> <li>11 = Interrupt on every fourth capture event</li> <li>10 = Interrupt on every third capture event</li> <li>01 = Interrupt on every second capture event</li> <li>00 = Interrupt on every capture event</li> </ul>    |
| bit 4     | ICOV: Input Capture Overflow Status Flag bit (read-only)  |
|           | <ul> <li>1 = Input capture overflow occurred</li> <li>0 = No input capture overflow occurred</li> </ul>   |
| bit 3     | ICBNE: Input Capture Buffer Empty Status bit (read-only)  |
|           | <ul> <li>1 = Input capture buffer is not empty, at least one more capture value can be read</li> <li>0 = Input capture buffer is empty</li> </ul>   |
| bit 2-0   | ICM<2:0>: Input Capture Mode Select bits  |
|           | <ul> <li>111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode<br/>(Rising edge detect only, all other control bits are not applicable)</li> <li>110 = Unused (module disabled)</li> </ul> |
|           | 101 = Capture mode, every 16th rising edge  |
|           | 100 = Capture mode, every 4th rising edge   |
|           | 011 = Capture mode, every rising edge   |
|           | 010 = Capture mode, every falling edge  |
|           | 001 = Capture mode, every edge (rising and falling)   |
|           | (ICI<1:0> bits do not control interrupt generation for this mode)<br>000 = Input capture module turned off  |
|           |   |

# 15.0 OUTPUT COMPARE


- This data sheet summarizes the features Note 1: the PIC24HJ32GP302/304, of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) of the "dsPIC33F/ PIC24H Family Reference Manual". which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without fault protection
- PWM mode with fault protection

## FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



### 15.1 Output Compare Modes


Configure the Output Compare modes by setting the appropriate Output Compare Mode bits (OCM<2:0>) in the Output Compare Control register (OCxCON<2:0>). Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.

| TABLE 15-1: | <b>OUTPUT COMPARE MODES</b> |
|-------------|-----------------------------|
|-------------|-----------------------------|

- Note 1: Only OC1 and OC2 can trigger a DMA data transfer.
  - 2: See Section 13. "Output Compare" (DS70209) in the "dsPIC33F/PIC24H Family Reference Manual" for OCxR and OCxRS register restrictions.

| OCM<2:0> | Mode                                 | OCx Pin Initial State                        | OCx Interrupt Generation         |
|----------|--------------------------------------|--|----------------------------------|
| 000      | Module Disabled                      | Controlled by GPIO register                  | —                                |
| 001      | Active-Low One-Shot                  | 0  | OCx Rising edge                  |
| 010      | Active-High One-Shot                 | 1  | OCx Falling edge                 |
| 011      | Toggle Mode                          | Current output is maintained                 | OCx Rising and Falling edge      |
| 100      | Delayed One-Shot                     | 0  | OCx Falling edge                 |
| 101      | Continuous Pulse mode                | 0  | OCx Falling edge                 |
| 110      | PWM mode without fault<br>protection | 0, if OCxR is zero<br>1, if OCxR is non-zero | No interrupt                     |
| 111      | PWM mode with fault protection       | 0, if OCxR is zero<br>1, if OCxR is non-zero | OCFA Falling edge for OC1 to OC4 |

#### FIGURE 15-2: OUTPUT COMPARE OPERATION



### **REGISTER 15-1:** OCxCON: OUTPUT COMPAREX CONTROL REGISTER (x = 1, 2, 3 OR 4)

| U-0                                | U-0                                       | R/W-0  | U-0   | U-0   | U-0            | U-0             | U-0   |  |
|------------------------------------|---|--|---|---|----------------|-----------------|-------|--|
| _                                  | _   | OCSIDL   |   | —   | _              |                 | _     |  |
| bit 15                             |   |  |   |   |                |                 | bit 8 |  |
| U-0                                | U-0                                       | U-0  | R-0 HC  | R/W-0                                       | R/W-0          | R/W-0           | R/W-0 |  |
| 0-0                                | 0-0                                       | 0-0  | OCFLT   | OCTSEL                                      | R/W-U          | OCM<2:0>        | R/W-0 |  |
| <br>bit 7                          | _   |  | OCFLI   | OCISEL                                      |                | 00101<2.0>      | bit ( |  |
|                                    |   |  |   |   |                |                 |       |  |
| Legend:                            |   | HC = Cleared   | in Hardware   | HS = Set in H                               | lardware       |                 |       |  |
| R = Readab                         | ole bit                                   | W = Writable b   | pit   | U = Unimplen                                | nented bit, re | ad as '0'       |       |  |
| -n = Value at POR '1' = Bit is set |   |  |   | '0' = Bit is cle                            | ared           | x = Bit is unki | nown  |  |
| bit 12-5                           | 0 = Output                                | Compare x contir<br>ented: Read as '   | nues to operate   |   | ode            |                 |       |  |
|                                    |   | Compare x halts<br>Compare x contir  |   |   | ode            |                 |       |  |
| bit 4                              | •   |  |   |   |                |                 |       |  |
|                                    | 1 = PWM F<br>0 = No PW                    | OCFLT: PWM Fault Condition Status bit<br>1 = PWM Fault condition has occurred (cleared in hardware only)<br>0 = No PWM Fault condition has occurred<br>(This bit is only used when OCM<2:0> = 111) |   |   |                |                 |       |  |
| bit 3                              | OCTSEL: (                                 | Output Compare   | Fimer Select bi   | t   |                |                 |       |  |
|                                    |   | is the clock source is the clock source  |   |   |                |                 |       |  |
| bit 2-0                            | OCM<2:0>                                  | : Output Compare   | e Mode Select   | bits  |                |                 |       |  |
|                                    | 110 = PWN<br>101 = Initia<br>100 = Initia | A mode on OCx, I<br>A mode on OCx, I<br>Ilize OCx pin low,<br>Ilize OCx pin low,<br>Ipare event toggle   | Fault pin disab<br>generate conti<br>generate singles OCx pin | led<br>inuous output pu<br>e output pulse c |                | pin             |       |  |

010 = Initialize OCx pin high, compare event forces OCx pin low

001 = Initialize OCx pin low, compare event forces OCx pin high

000 = Output compare channel is disabled

NOTES:

# 16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, the of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 18. Serial Peripheral Interface (SPI)" (DS70206) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with Motorola<sup>®</sup> SPI and SIOP.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- · SDIx (serial data input)
- SDOx (serial data output)
- <u>SCKx</u> (shift clock input or output)
- SSx (active-low slave select)

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.



#### FIGURE 16-1: SPI MODULE BLOCK DIAGRAM

| R/W-0  | U-0  | R/W-0  | U-0  | U-0                                       | U-0     | U-0                | U-0      |  |  |
|--|--|--|--|---|---------|--------------------|----------|--|--|
| SPIEN  |  | SPISIDL  | _  | _   |         | _                  | _        |  |  |
| bit 15   |  |  |  |   |         |                    | bit      |  |  |
|  |  |  |  |   |         |                    |          |  |  |
| U-0  | R/C-0  | U-0  | U-0  | U-0                                       | U-0     | R-0                | R-0      |  |  |
|  | SPIROV   |  | —  |   |         | SPITBF             | SPIRBF   |  |  |
| bit 7  |  |  |  |   |         |                    | bit      |  |  |
| Legend:  |  | C = Clearable  | bit  |   |         |                    |          |  |  |
| R = Readab   | le bit   | W = Writable bit U = Unimplemented bit, read as '0'  |  |   |         |                    |          |  |  |
| -n = Value at POR                                  |  | '1' = Bit is set   |  | '0' = Bit is cleared                      |         | x = Bit is unknown |          |  |  |
| bit 14<br>bit 13<br>bit 12-7<br>bit 6              | 0 = Disables<br>Unimplement<br>SPISIDL: Stor<br>1 = Discontin<br>0 = Continue<br>Unimplement<br>SPIROV: Re<br>1 = A new b<br>previous  | module and cont<br>module<br>nted: Read as '0<br>op in Idle Mode b<br>nue module operation<br>module operation<br>nted: Read as '0<br>ceive Overflow F<br>yte/word is comp<br>data in the SPI><br>flow has occurre | ,<br>ation when c<br>on in Idle mo<br>,<br>lag bit<br>oletely receiv<br>&BUF registe | levice enters Id<br>de<br>red and discard | le mode |                    | read the |  |  |
| bit 5-2  |  | nted: Read as '0   |  |   |         |                    |          |  |  |
| bit 1 SPITBF: SPIx Transmit Buffer Full Status bit |  |  |  |   |         |                    |          |  |  |
|  | <ul> <li>1 = Transmit not yet started, SPIxTXB is full</li> <li>0 = Transmit started, SPIxTXB is empty</li> <li>Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB.</li> <li>Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.</li> </ul> |  |  |   |         |                    |          |  |  |
| bit 0  | SPIRBF: SPIx Receive Buffer Full Status bit  |  |  |   |         |                    |          |  |  |
|  | <ul> <li>1 = Receive complete, SPIxRXB is full</li> <li>0 = Receive is not complete, SPIxRXB is empty</li> <li>Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB.</li> <li>Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB.</li> </ul>         |  |  |   |         |                    |          |  |  |

# REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

| U-0                 | U-0   | U-0   | R/W-0                             | R/W-0                                   | R/W-0              | R/W-0                    | R/W-0              |  |  |
|---------------------|---|---|-----------------------------------|---|--------------------|--------------------------|--------------------|--|--|
|                     |   | _   | DISSCK                            | DISSDO                                  | MODE16             | SMP                      | CKE <sup>(1)</sup> |  |  |
| oit 15              |   |   |                                   |   |                    |                          | bit                |  |  |
| R/W-0               | R/W-0   | R/W-0   | R/W-0                             | R/W-0                                   | R/W-0              | R/W-0                    | R/W-0              |  |  |
| SSEN <sup>(3)</sup> | CKP   | MSTEN   |                                   | SPRE<2:0> <sup>(2</sup>                 | PPRE-              | PPRE<1:0> <sup>(2)</sup> |                    |  |  |
| bit 7               |   |   |                                   |   |                    | •                        | bit                |  |  |
| Legend:             |   |   |                                   |   |                    |                          |                    |  |  |
| R = Readable I      | bit   | W = Writable  | bit                               | U = Unimplen                            | nented bit, read   | l as '0'                 |                    |  |  |
| -n = Value at P     | OR  | '1' = Bit is set  |                                   | '0' = Bit is cleared x = Bit is unknown |                    |                          |                    |  |  |
| bit 15-13           | Unimpleme   | nted: Read as '   | 0'                                |   |                    |                          |                    |  |  |
| bit 12              | 1 = Internal  | sable SCKx pin<br>SPI clock is disa<br>SPI clock is ena | abled, pin fund                   |   |                    |                          |                    |  |  |
| bit 11              | <b>DISSDO:</b> Disable SDOx pin bit<br>1 = SDOx pin is not used by module; pin functions as I/O<br>0 = SDOx pin is controlled by the module   |   |                                   |   |                    |                          |                    |  |  |
| bit 10              | <b>MODE16:</b> Word/Byte Communication Select bit<br>1 = Communication is word-wide (16 bits)<br>0 = Communication is byte-wide (8 bits)  |   |                                   |   |                    |                          |                    |  |  |
| bit 9               | $\frac{\text{Master mode}}{1 = \text{Input dat}}$ $0 = \text{Input dat}$ $\frac{\text{Slave mode:}}{2 + 1}$   | ta sampled at er<br>ta sampled at m                     | nd of data out<br>iddle of data o | output time                             |                    |                          |                    |  |  |
| bit 8               | 1 = Serial ou   | Clock Edge Sele<br>Itput data chang<br>Itput data chang | jes on transitio                  |   |                    |                          |                    |  |  |
| bit 7               | <b>SSEN:</b> Slave $1 = SSx$ pin  | e Select Enable<br>used for Slave r<br>not used by mo   | bit (Slave mo<br>node             | de) <sup>(3)</sup>                      |                    |                          |                    |  |  |
| bit 6               | <b>CKP:</b> Clock Polarity Select bit<br>1 = Idle state for clock is a high level; active state is a low level<br>0 = Idle state for clock is a low level; active state is a high level |   |                                   |   |                    |                          |                    |  |  |
| bit 5               | MSTEN: Master Mode Enable bit<br>1 = Master mode<br>0 = Slave mode  |   |                                   |   |                    |                          |                    |  |  |
|                     | CKE bit is no<br>MEN = 1).  | t used in the Fra                                       | amed SPI mo                       | des. Program tl                         | his bit to '0' for | the Framed SF            | I modes            |  |  |
| <b>0</b> . De .     | ,<br>   |   |                                   | 1 4                                     | -6.4.4             |                          |                    |  |  |

- **2:** Do not set both Primary and Secondary prescalers to a value of 1:1.
- **3:** This bit must be cleared when FRMEN = 1.

\_\_ . . .

#### REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)<sup>(2)</sup> 111 = Secondary prescale 1:1
  - 110 = Secondary prescale 2:1
    - •
  - •
  - .
  - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)<sup>(2)</sup>
  - 11 = Primary prescale 1:1
  - 10 = Primary prescale 4:1
  - 01 = Primary prescale 16:1
  - 00 = Primary prescale 64:1
- Note 1: The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
  - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
  - 3: This bit must be cleared when FRMEN = 1.

| R/W-0                             | R/W-0   | R/W-0            | U-0                                | U-0                  | U-0 | U-0                | U-0   |  |  |  |
|-----------------------------------|---|------------------|------------------------------------|----------------------|-----|--------------------|-------|--|--|--|
| FRMEN                             | SPIFSD  | FRMPOL           | —                                  | _                    | _   | —                  | _     |  |  |  |
| bit 15                            |   |                  |                                    |                      |     |                    | bit 8 |  |  |  |
|                                   |   |                  |                                    |                      |     |                    |       |  |  |  |
| U-0                               | U-0   | U-0              | U-0                                | U-0                  | U-0 | R/W-0              | U-0   |  |  |  |
| —                                 | —   | —                | —                                  | —                    | —   | FRMDLY             |       |  |  |  |
| bit 7                             |   |                  |                                    |                      |     |                    | bit 0 |  |  |  |
|                                   |   |                  |                                    |                      |     |                    |       |  |  |  |
| Legend:                           |   |                  |                                    |                      |     |                    |       |  |  |  |
| R = Readable bit W = Writable bit |   | bit              | U = Unimplemented bit, read as '0' |                      |     |                    |       |  |  |  |
| -n = Value at POR                 |   | '1' = Bit is set |                                    | '0' = Bit is cleared |     | x = Bit is unknown |       |  |  |  |
|                                   |   |                  |                                    |                      |     |                    |       |  |  |  |
| bit 15                            | it 15 FRMEN: Framed SPIx Support bit  |                  |                                    |                      |     |                    |       |  |  |  |
|                                   | 1 = Framed SPIx support enabled (SSx pin used as frame sync pulse input/output) |                  |                                    |                      |     |                    |       |  |  |  |
|                                   | 0 = Framed SPIx support disabled  |                  |                                    |                      |     |                    |       |  |  |  |
| bit 14                            | SPIFSD: Frame Sync Pulse Direction Control bit                                  |                  |                                    |                      |     |                    |       |  |  |  |
|                                   | 1 = Frame sync pulse input (slave)  |                  |                                    |                      |     |                    |       |  |  |  |
|                                   | 0 = Frame sync pulse output (master)  |                  |                                    |                      |     |                    |       |  |  |  |
| bit 13                            | FRMPOL: Frame Sync Pulse Polarity bit   |                  |                                    |                      |     |                    |       |  |  |  |
|                                   | 1 = Frame sync pulse is active-high   |                  |                                    |                      |     |                    |       |  |  |  |

#### REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

| 1 = Frame | sync | pulse | is | active-high |
|-----------|------|-------|----|-------------|
| 0 = Frame | sync | pulse | is | active-low  |

bit 12-2 Unimplemented: Read as '0'

bit 1 **FRMDLY:** Frame Sync Pulse Edge Select bit

1 = Frame sync pulse coincides with first bit clock

0 = Frame sync pulse precedes first bit clock

bit 0 Unimplemented: This bit must not be set to '1' by the user application

NOTES:

# 17.0 INTER-INTEGRATED CIRCUIT™ (I<sup>2</sup>C™)

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit<sup>™</sup> (I<sup>2</sup>C<sup>™</sup>)" (DS70195) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit  $(I^2C)$  module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard, with a 16-bit interface.

The I<sup>2</sup>C module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C interface supporting both Master and Slave modes of operation.
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation, detects bus collision and arbitrates accordingly

# 17.1 Operating Modes

The hardware fully implements all the master and slave functions of the  $I^2C$  Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.

The  $l^2C$  module can operate either as a slave or a master on an  $l^2C$  bus.

The following types of  $I^2C$  operation are supported:

- I<sup>2</sup>C slave operation with 7-bit addressing
- I<sup>2</sup>C slave operation with 10-bit addressing
- I<sup>2</sup>C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, refer to the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.


# 17.2 I<sup>2</sup>C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read
- I2CxTRN is the transmit register to which bytes are written during a transmit operation
- The I2CxADD register holds the slave address
- A status bit, ADD10, indicates 10-bit Address mode
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.





| REGISTER 1      | 7-1: I2CxC   | ON: I2Cx CC  | NTROL REG                       | ISTER                        |                                    |                          |             |  |  |
|-----------------|--|--|---------------------------------|------------------------------|------------------------------------|--------------------------|-------------|--|--|
| R/W-0           | U-0  | R/W-0  | R/W-1 HC                        | R/W-0                        | R/W-0                              | R/W-0                    | R/W-0       |  |  |
| I2CEN           |  | I2CSIDL  | SCLREL                          | IPMIEN                       | A10M                               | DISSLW                   | SMEN        |  |  |
| bit 15          |  |  |                                 |                              |                                    |                          | bit 8       |  |  |
| R/W-0           | R/W-0  | R/W-0  | R/W-0 HC                        | R/W-0 HC                     | R/W-0 HC                           | R/W-0 HC                 | R/W-0 HC    |  |  |
| GCEN            | STREN  | ACKDT  | ACKEN                           | RCEN                         | PEN                                | RSEN                     | SEN         |  |  |
| bit 7           | 1  |  |                                 |                              |                                    |                          | bit 0       |  |  |
| Legend:         |  | U = Unimpler   | nented bit, read                | d as '0'                     |                                    |                          |             |  |  |
| R = Readable    | bit  | W = Writable   | bit                             | HS = Set in h                | ardware                            | HC = Cleared             | in hardware |  |  |
| -n = Value at F | POR  | '1' = Bit is set                                       |                                 | '0' = Bit is cle             | ared                               | x = Bit is unkr          | nown        |  |  |
| bit 15          |  | he I2Cx modul  |                                 |                              | and SCLx pins a<br>by port functio | as serial port pir<br>ns | าร          |  |  |
| bit 14          | Unimplemen   | ted: Read as '   | 0'                              |                              |                                    |                          |             |  |  |
| bit 13          |  | p in Idle Mode   |                                 |                              |                                    |                          |             |  |  |
|                 |  |  | ration when de                  |                              | n Idle mode                        |                          |             |  |  |
| bit 12          | SCLREL: SCLx Release Control bit (when operating as I <sup>2</sup> C slave)  |  |                                 |                              |                                    |                          |             |  |  |
|                 | <ul><li>1 = Release SCLx clock</li><li>0 = Hold SCLx clock low (clock stretch)</li></ul>   |  |                                 |                              |                                    |                          |             |  |  |
|                 | at beginning on the second sec | e., software car<br>of slave transm<br>:               | ission. Hardwa                  | are clear at en              | d of slave rece                    | -                        |             |  |  |
|                 | Bit is R/S (i.e. transmission.   |  | only write '1' to               | o release cloc               | k). Hardware cl                    | ear at beginning         | g of slave  |  |  |
| bit 11          |  | le is enabled; a                                       | al Managemer<br>all addresses A |                              | MI) Enable bit                     |                          |             |  |  |
| bit 10          |  | Slave Address  |                                 |                              |                                    |                          |             |  |  |
|                 |  | is a 10-bit slav                                       |                                 |                              |                                    |                          |             |  |  |
| bit 9           | DISSLW: Disa   | able Slew Rate   | e Control bit                   |                              |                                    |                          |             |  |  |
|                 |  | control disable  |                                 |                              |                                    |                          |             |  |  |
| bit 8           | SMEN: SMbu   | is Input Levels  | bit                             |                              |                                    |                          |             |  |  |
|                 |  | O pin threshold<br>Mbus input thr                      | ls compliant wi<br>esholds      | th SMbus spe                 | cification                         |                          |             |  |  |
| bit 7           | GCEN: Gene   | ral Call Enable  | bit (when ope                   | rating as I <sup>2</sup> C s | slave)                             |                          |             |  |  |
|                 | (module is   | terrupt when a<br>s enabled for re<br>call address dis | eception)                       | ldress is recei              | ved in the I2C>                    | RSR                      |             |  |  |
| bit 6           | STREN: SCL   | x Clock Stretch  | n Enable bit (wł                | nen operating                | as l <sup>2</sup> C slave)         |                          |             |  |  |
|                 | Used in conju<br>1 = Enable sc   | Inction with SC  | -                               | hing                         |                                    |                          |             |  |  |

## REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

## REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

| bit 5 | ACKDT: Acknowledge Data bit (when operating as I <sup>2</sup> C master, applicable during master receive)<br>Value that is transmitted when the software initiates an Acknowledge sequence.<br>1 = Send NACK during Acknowledge<br>0 = Send ACK during Acknowledge |
|-------|--|
| bit 4 | <b>ACKEN:</b> Acknowledge Sequence Enable bit (when operating as I <sup>2</sup> C master, applicable during master receive)  |
|       | <ul> <li>1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit.</li> <li>Hardware clear at end of master Acknowledge sequence</li> <li>0 = Acknowledge sequence not in progress</li> </ul>   |
| bit 3 | <b>RCEN:</b> Receive Enable bit (when operating as $l^2C$ master)  |
|       | 1 = Enables Receive mode for $I^2C$ . Hardware clear at end of eighth bit of master receive data byte<br>0 = Receive sequence not in progress  |
| bit 2 | <b>PEN:</b> Stop Condition Enable bit (when operating as I <sup>2</sup> C master)  |
|       | 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence<br>0 = Stop condition not in progress   |
| bit 1 | <b>RSEN:</b> Repeated Start Condition Enable bit (when operating as I <sup>2</sup> C master)   |
|       | <ul> <li>1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of<br/>master Repeated Start sequence</li> <li>0 = Repeated Start condition not in progress</li> </ul>   |
| bit 0 | <b>SEN:</b> Start Condition Enable bit (when operating as $I^2C$ master)   |
| Dit O | 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence<br>0 = Start condition not in progress  |

| REGISTER 1      |   | STAT: I2Cx ST   |  |                          |                 |                                     |                 |  |  |  |
|-----------------|---|---|--|--------------------------|-----------------|-------------------------------------|-----------------|--|--|--|
| R-0 HSC         | R-0 HSC   | U-0   | U-0  | U-0                      | R/C-0 HS        | R-0 HSC                             | R-0 HSC         |  |  |  |
| ACKSTAT         | TRSTAT  |   | —  |                          | BCL             | GCSTAT                              | ADD10           |  |  |  |
| bit 15          |   |   |  |                          |                 |                                     | bit 8           |  |  |  |
| R/C-0 HS        | R/C-0 HS  | R-0 HSC   | R/C-0 HSC                                    | R/C-0 HSC                | R-0 HSC         | R-0 HSC                             | R-0 HSC         |  |  |  |
| IWCOL           | I2COV   | D_A   | Р  | S                        | R_W             | RBF                                 | TBF             |  |  |  |
| bit 7           |   |   |  |                          |                 |                                     | bit (           |  |  |  |
| Legend:         |   | U = Unimpler  | mented bit, rea                              | ad as '0'                |                 | C = Clea                            | r only bit      |  |  |  |
| R = Readable    | bit   | W = Writable  | bit  | HS = Set in h            | ardware         | HSC = Hardwa                        | are set/cleared |  |  |  |
| -n = Value at F | POR   | '1' = Bit is set  | 1  | '0' = Bit is cle         | ared            | x = Bit is unkn                     | iown            |  |  |  |
| bit 15          | (when operation<br>1 = NACK record<br>0 = ACK record<br>Hardware se | Acknowledge St<br>ting as I <sup>2</sup> C™ m<br>received from slave<br>eived from slave<br>t or clear at end | aster, applical<br>ve<br>e<br>d of slave Ack | nowledge.                |                 |                                     |                 |  |  |  |
| bit 14          | 1 = Master tr<br>0 = Master tr                                      | ansmit is in pro<br>ansmit is not in  | gress (8 bits -<br>progress                  | FACK)                    |                 | to master trans<br>and of slave Ack |                 |  |  |  |
| bit 13-11       | Unimplemer  | nted: Read as '   | 0'   |                          |                 |                                     |                 |  |  |  |
| bit 10          | BCL: Master   | BCL: Master Bus Collision Detect bit  |  |                          |                 |                                     |                 |  |  |  |
|                 | 0 = No collisi  | Ilision has beer<br>ion<br>t at detection o   |  | -                        | peration        |                                     |                 |  |  |  |
| bit 9           | GCSTAT: Ge  | eneral Call Statu   | us bit                                       |                          |                 |                                     |                 |  |  |  |
|                 | 0 = General   | call address wa<br>call address wa<br>t when address  | s not received                               |                          | ess. Hardware o | clear at Stop det                   | ection.         |  |  |  |
| bit 8           | ADD10: 10-b   | oit Address Stat  | us bit                                       |                          |                 |                                     |                 |  |  |  |
|                 | 0 = 10-bit ad   | dress was mate<br>dress was not r<br>t at match of 2r   | matched                                      | ched 10-bit ad           | dress. Hardwa   | re clear at Stop                    | detection.      |  |  |  |
| bit 7           | IWCOL: Writ   | te Collision Dete   | ect bit                                      |                          |                 |                                     |                 |  |  |  |
|                 | 0 = No collisi  | pt to write the I<br>ion<br>t at occurrence   |  |                          |                 |                                     |                 |  |  |  |
| bit 6           |   | eive Overflow F   |  |                          |                 | y sonwarcy.                         |                 |  |  |  |
| Sit 0           | 1 = A byte wa<br>0 = No overfl                                      | as received wh<br>Iow   | ile the I2CxRC                               | -                        | -               |                                     |                 |  |  |  |
| h:+ <i>E</i>    |   | t at attempt to t   |  |                          | v (cleared by s | soitware).                          |                 |  |  |  |
| bit 5           | 1 = Indicates<br>0 = Indicates                                      | ddress bit (whe<br>that the last by<br>that the last by<br>ear at device ac                                   | /te received w<br>/te received w             | as data<br>as device add |                 | slave byte.                         |                 |  |  |  |
| bit 4           | <b>P:</b> Stop bit<br>1 = Indicates<br>0 = Stop bit v               | s that a Stop bit<br>was not detecte<br>t or clear when   | has been dete<br>d last                      | ected last               |                 |                                     |                 |  |  |  |

## REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER

## REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

| bit 3 | S: Start bit   |
|-------|--|
|       | <ul> <li>1 = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ul>   |
|       | Hardware set or clear when Start, Repeated Start or Stop detected.   |
| bit 2 | <b>R_W:</b> Read/Write Information bit (when operating as I <sup>2</sup> C slave)  |
|       | 1 = Read – indicates data transfer is output from slave<br>0 = Write – indicates data transfer is input to slave<br>Hardware set or clear after reception of $I^2C$ device address byte. |
| bit 1 | RBF: Receive Buffer Full Status bit  |
|       | 1 = Receive complete, I2CxRCV is full  |
|       | 0 = Receive not complete, I2CxRCV is empty   |
|       | Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.   |
| bit 0 | TBF: Transmit Buffer Full Status bit   |
|       | 1 = Transmit in progress, I2CxTRN is full  |
|       | 0 = Transmit complete, I2CxTRN is empty  |
|       | Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.  |

| REGISTER 17-3: | I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER |
|----------------|--|
|----------------|--|

| U-0                                | U-0            | U-0                        | U-0  | U-0   | R/W-0  | R/W-0   |  |
|------------------------------------|----------------|----------------------------|--|-------|--|---|--|
|                                    | —              | _                          | _  | _     | AMSK9  | AMSK8   |  |
|                                    |                |                            |  |       |  | bit 8   |  |
|                                    |                |                            |  |       |  |   |  |
| R/W-0                              | R/W-0          | R/W-0                      | R/W-0  | R/W-0 | R/W-0  | R/W-0   |  |
| AMSK6                              | AMSK5          | AMSK4                      | AMSK3  | AMSK2 | AMSK1  | AMSK0   |  |
| bit 7                              |                |                            |  |       |  | bit 0   |  |
|                                    |                |                            |  |       |  |   |  |
|                                    |                |                            |  |       |  |   |  |
| R = Readable bit W = Writable bit  |                |                            | U = Unimplemented bit, read as '0'   |       |  |   |  |
| -n = Value at POR '1' = Bit is set |                |                            | '0' = Bit is cleared x = Bit is unknow   |       |  | nown  |  |
|                                    | R/W-0<br>AMSK6 | R/W-0 R/W-0<br>AMSK6 AMSK5 | R/W-0     R/W-0     R/W-0       AMSK6     AMSK5     AMSK4       Dit     W = Writable bit |       | R/W-0         R/W-0         R/W-0         R/W-0           AMSK6         AMSK5         AMSK4         AMSK3         AMSK2           Dit         W = Writable bit         U = Unimplemented bit, read | -     -     -     -     AMSK9       R/W-0     R/W-0     R/W-0     R/W-0     R/W-0       AMSK6     AMSK5     AMSK4     AMSK3     AMSK2       Dit     W = Writable bit     U = Unimplemented bit, read as '0' |  |

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

NOTES:

## 18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN 2.0, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA<sup>®</sup> encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8- or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or two stop bits
- Hardware flow control option with UxCTS and UxRTS pins
- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data buffer
- 4-deep FIFO Receive Data buffer
- Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive interrupts
- · A separate interrupt for all UART error conditions
- Loopback mode for diagnostic support
- Support for sync and break characters
- Support for automatic baud rate detection
- IrDA<sup>®</sup> encoder and decoder logic
- 16x baud clock output for IrDA<sup>®</sup> support

A simplified block diagram of the UART module is shown in Figure 18-1. The UART module consists of these key hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver





2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

| R/W-0                 | U-0   | R/W-0   | R/W-0                         | R/W-0                                   | U-0                              | R/W-0   | R/W-0           |  |  |  |
|-----------------------|---|---|-------------------------------|---|----------------------------------|---|-----------------|--|--|--|
| UARTEN <sup>(1)</sup> | —   | USIDL   | IREN <sup>(2)</sup>           | RTSMD                                   | _                                | UEN   | <1:0>           |  |  |  |
| bit 15                |   |   |                               |   |                                  |   | bit 8           |  |  |  |
|                       |   |   |                               |   |                                  |   |                 |  |  |  |
| R/W-0 HC              | R/W-0   | R/W-0 HC  | R/W-0                         | R/W-0                                   | R/W-0                            | R/W-0   | R/W-0           |  |  |  |
| WAKE                  | LPBACK  | ABAUD   | URXINV                        | BRGH                                    | PDSE                             | EL<1:0>   | STSEL           |  |  |  |
| bit 7                 |   |   |                               |   |                                  |   | bit (           |  |  |  |
| Legend:               |   | HC = Hardwa                                       | re cleared                    |   |                                  |   |                 |  |  |  |
| R = Readable          | bit   | W = Writable                                      | bit                           | U = Unimpler                            | mented bit, rea                  | ad as '0'   |                 |  |  |  |
| -n = Value at I       | POR   | '1' = Bit is set                                  |                               | '0' = Bit is cle                        |                                  | x = Bit is unkr   | iown            |  |  |  |
| pit 15                | UARTEN: UA  | ARTx Enable bi                                    | -(1)                          |   |                                  |   |                 |  |  |  |
|                       | 1 = UARTx is  | s enabled; all U                                  | ARTx pins are                 |   |                                  | fined by UEN<1:<br>UARTx power co                         |                 |  |  |  |
| bit 14                | Unimplemen  | ted: Read as '                                    | כ'                            |   |                                  |   |                 |  |  |  |
| bit 13                | USIDL: Stop   | USIDL: Stop in Idle Mode bit                      |                               |   |                                  |   |                 |  |  |  |
|                       |   | nue module ope<br>module operat                   |                               |   | dle mode                         |   |                 |  |  |  |
| bit 12                | IREN: IrDA <sup>®</sup> Encoder and Decoder Enable bit <sup>(2)</sup> |   |                               |   |                                  |   |                 |  |  |  |
|                       |   | oder and decoo<br>oder and decoo                  |                               |   |                                  |   |                 |  |  |  |
| bit 11                | RTSMD: Mode Selection for UxRTS Pin bit                               |   |                               |   |                                  |   |                 |  |  |  |
|                       |   | oin in Simplex m<br>oin in Flow Cont              |                               |   |                                  |   |                 |  |  |  |
| bit 10                | Unimplemen  | ted: Read as '                                    | כ'                            |   |                                  |   |                 |  |  |  |
| bit 9-8               |   | IARTx Enable b                                    |                               |   |                                  |   |                 |  |  |  |
|                       | 10 = UxTX, U<br>01 = UxTX, U  | JxRX, UxCTS a<br>JxRX and UxR1<br>nd UxRX pins a  | nd UxRTS pir<br>S pins are en | ns are enabled<br>abled an <u>d use</u> | an <u>d used</u><br>d; UxCTS pin | ontrolled by port<br>controlled by po<br>/BCLK pins conti | rt latches      |  |  |  |
| bit 7                 | WAKE: Wake  | e-up on Start bit                                 | Detect During                 | g Sleep Mode                            | Enable bit                       |   |                 |  |  |  |
|                       |   | are on following                                  |                               | <pre>&lt; pin; interrupt</pre>          | generated on                     | falling edge; bit   | cleared         |  |  |  |
| bit 6                 | LPBACK: UARTx Loopback Mode Select bit                                |   |                               |   |                                  |   |                 |  |  |  |
|                       |   | oopback mode.<br>k mode is disat                  |                               |   |                                  |   |                 |  |  |  |
| bit 5                 | ABAUD: Auto   | o-Baud Enable                                     | bit                           |   |                                  |   |                 |  |  |  |
|                       | before ot   | aud rate meas<br>her data; cleare<br>e measuremen | ed in hardware                | e upon comple                           |                                  | reception of a Sy   | nc field (55h   |  |  |  |
|                       | fer to <b>Section 1</b><br>ormation on ena                            |   |                               |   |                                  | Reference Manu  | <i>ual"</i> for |  |  |  |
|                       |   | y available for t                                 |                               |   | -                                |   |                 |  |  |  |

## REGISTER 18-1: UXMODE: UARTX MODE REGISTER

#### REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

| bit 4   | URXINV: Receive Polarity Inversion bit<br>1 = UxRX Idle state is '0'<br>0 = UxRX Idle state is '1'   |
|---------|--|
| bit 3   | <b>BRGH:</b> High Baud Rate Enable bit<br>1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)<br>0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode) |
| bit 2-1 | <b>PDSEL&lt;1:0&gt;:</b> Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity                             |
| bit 0   | STSEL: Stop Bit Selection bit<br>1 = Two Stop bits<br>0 = One Stop bit   |

- **Note 1:** Refer to **Section 17. "UART**" (DS70232) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
  - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

| R/W-0  | R/W-0   | R/W-0   | U-0   | R/W-0 HC   | R/W-0  | R-0                | R-1            |  |  |
|--|---|---|---|--|--|--------------------|----------------|--|--|
| UTXISEL1   | UTXINV  | UTXISEL0  | _   | UTXBRK   | UTXEN <sup>(1)</sup>   | UTXBF              | TRMT           |  |  |
| bit 15   |   |   |   |  |  |                    | bit 8          |  |  |
|  |   |   |   |  |  |                    |                |  |  |
| R/W-0  | R/W-0   | R/W-0   | R-1   | R-0  | R-0  | R/C-0              | R-0            |  |  |
| URXISI   | EL<1:0>   | ADDEN   | RIDLE   | PERR   | FERR   | OERR               | URXDA          |  |  |
| bit 7  |   |   |   |  |  |                    | bit (          |  |  |
| Legend:  |   | HC = Hardwa   | re cleared  |  | C = Clea   | ar only bit        |                |  |  |
| Legend:HC = Hardware clearedC = Clear dR = Readable bitW = Writable bitU = Unimplemented bit, read a |   |   |   | -  |  |                    |                |  |  |
| -n = Value at F  |   | '1' = Bit is set  |   | '0' = Bit is cle   |  | x = Bit is unkr    | nown           |  |  |
|  |   |   |   |  |  |                    |                |  |  |
| bit 15,13  | <ul> <li>11 = Reserve</li> <li>10 = Interrupt</li> <li>transmit</li> <li>01 = Interrupt</li> <li>operatio</li> <li>00 = Interrupt</li> </ul>                            | when a charac<br>buffer become<br>when the last<br>ns are complet   | cter is transfe<br>s empty<br>character is s<br>ed<br>cter is transfe | rred to the Trai<br>hifted out of th<br>rred to the Trai | bits<br>nsmit Shift Regi<br>e Transmit Shift<br>nsmit Shift Regi | t Register; all tr | ansmit         |  |  |
| bit 14   | $\frac{\text{If IREN = 0:}}{1 = \text{UxTX Idle}}$ $0 = \text{UxTX Idle}$ $\frac{\text{If IREN = 1:}}{1 = \text{IrDA}^{\textcircled{$6$}} \text{ en}}$                  |   | le state is '1'   |  |  |                    |                |  |  |
| bit 12   |   | ted: Read as '(   |   |  |  |                    |                |  |  |
| bit 11   |   | ansmit Break bi   |   |  |  |                    |                |  |  |
|  | 1 = Send Syr<br>cleared b<br>0 = Sync Bre   | nc Break on new<br>by hardware upo<br>eak transmission  | kt transmissio<br>on completior<br>n disabled or                      | า  | llowed by twelve   | e '0' bits, follow | ed by Stop bit |  |  |
| bit 10   | 1 = Transmit  | smit Enable bit<br>enabled, UxTX<br>disabled, any p   | pin controlle   |  | rted and buffer  | is reset. UxTX     | pin controlled |  |  |
| bit 9  | <b>UTXBF:</b> Transmit Buffer Full Status bit (read-only)<br>1 = Transmit buffer is full<br>0 = Transmit buffer is not full, at least one more character can be written |   |   |  |  |                    |                |  |  |
| bit 8  | 1 = Transmit  |   |   |  |  |                    |                |  |  |
| bit 7-6  | 11 = Interrupt<br>10 = Interrupt<br>0x = Interrup   | <ul> <li>1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)</li> <li>0 = Transmit Shift Register is not empty, a transmission is in progress or queued</li> <li>URXISEL&lt;1:0&gt;: Receive Interrupt Mode Selection bits</li> <li>11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)</li> <li>10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters)</li> <li>0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters</li> </ul> |   |  |  |                    |                |  |  |

#### Note 1: Refer to Section 17. "UART" (DS70232) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

## REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

| bit 5   | <b>ADDEN:</b> Address Character Detect bit (bit 8 of received data = 1)   |
|---------|---|
|         | 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect                       |
|         | 0 = Address Detect mode disabled  |
| bit 4   | RIDLE: Receiver Idle bit (read-only)  |
|         | 1 = Receiver is Idle  |
|         | 0 = Receiver is active  |
| bit 3   | PERR: Parity Error Status bit (read-only)   |
|         | 1 = Parity error has been detected for the current character (character at the top of the receive FIFO)         |
|         | 0 = Parity error has not been detected  |
| bit 2   | FERR: Framing Error Status bit (read-only)  |
|         | 1 = Framing error has been detected for the current character (character at the top of the receive              |
|         | FIFO)   |
|         | 0 = Framing error has not been detected   |
| bit 1   | OERR: Receive Buffer Overrun Error Status bit (read/clear only)   |
|         | 1 = Receive buffer has overflowed   |
|         | 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 $\rightarrow$ 0 transition) resets |
|         | the receiver buffer and the UxRSR to the empty state  |
| bit 0   | URXDA: Receive Buffer Data Available bit (read-only)  |
|         | 1 = Receive buffer has data, at least one more character can be read  |
|         | 0 = Receive buffer is empty   |
|         |   |
| Note 1: | Refer to Section 17. "UART" (DS70232) in the "dsPIC33F/PIC24H Family Reference Manual" for                      |

Note 1: Refer to Section 17. "UART" (DS70232) in the "dsPIC33F/PIC24H Family Reference Manu information on enabling the UART module for transmit operation. NOTES:

## 19.0 ENHANCED CAN (ECAN™) MODULE

- Note 1: This data sheet summarizes the features the PIC24HJ32GP302/304 of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

## 19.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/ protocol was designed to allow communications within noisy environments. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- Three full acceptance filter masks
- DeviceNet<sup>™</sup> addressing support
- Programmable wake-up functionality with integrated low-pass filter

- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

## 19.2 Frame Types

The ECAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

- Standard Data Frame: A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).
- Extended Data Frame: An extended data frame is similar to a standard data frame, but includes an extended identifier as well.
- Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.


• Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.

• Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

#### FIGURE 19-1: ECAN™ MODULE BLOCK DIAGRAM



## **19.3 Modes of Operation**

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

## 19.3.1 INITIALIZATION MODE

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control registers
- Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

## 19.3.2 DISABLE MODE

In Disable mode, the module does not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

| Note: | Typically, if the ECAN module is allowed to<br>transmit in a particular mode of operation<br>and a transmission is requested immedi-<br>ately after the ECAN module has been<br>placed in that mode of operation, the mod-<br>ule waits for 11 consecutive recessive bits<br>on the bus before starting transmission. If<br>the user switches to Disable mode within<br>this 11-bit period, then this transmission is<br>aborted and the corresponding TXABT bit<br>is set and TXREQ bit is cleared. |
|-------|--|

#### 19.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

## 19.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

#### 19.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

#### 19.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

| U-0          | U-0  | R/W-0  | R/W-0                                     | r-0                                | R/W-1            | R/W-0           | R/W-0 |  |  |  |  |
|--------------|--|--|---|------------------------------------|------------------|-----------------|-------|--|--|--|--|
| _            | _  | CSIDL  | ABAT                                      | —                                  |                  | REQOP<2:0>      |       |  |  |  |  |
| bit 15       |  |  |   |                                    |                  |                 | bit   |  |  |  |  |
| R-1          | R-0  | R-0  | U-0                                       | R/W-0                              | U-0              | U-0             | R/W-0 |  |  |  |  |
|              | OPMODE<2:0:  | >  | _   | CANCAP                             |                  | —               | WIN   |  |  |  |  |
| bit 7        |  |  |   |                                    |                  | 1               | bit   |  |  |  |  |
| Legend:      |  | C = Writable                                     | bit, but only '0                          | ' can be written                   | to clear the bit | r = Bit is Rese | rved  |  |  |  |  |
| R = Readab   | ole bit  | W = Writable                                     | bit                                       | U = Unimplem                       | nented bit, read | l as '0'        |       |  |  |  |  |
| -n = Value a | t POR  | '1' = Bit is se                                  | t   | '0' = Bit is clea                  | ared             | x = Bit is unkn | own   |  |  |  |  |
| bit 15-14    | Unimplemer   | ted: Read as                                     | 0'  |                                    |                  |                 |       |  |  |  |  |
| bit 13       | CSIDL: Stop  | in Idle Mode b                                   | it  |                                    |                  |                 |       |  |  |  |  |
|              |  | ue module opera                                  |   | device enters Idl                  | e mode           |                 |       |  |  |  |  |
| bit 12       |  | All Pending Tr                                   |   |                                    |                  |                 |       |  |  |  |  |
|              | •  | transmit buffe<br>vill clear this bit            |   | nsmission<br>smissions are a       | borted           |                 |       |  |  |  |  |
| bit 11       | Reserved: D  | o not use  |   |                                    |                  |                 |       |  |  |  |  |
| bit 10-8     | REQOP<2:0>: Request Operation Mode bits  |  |   |                                    |                  |                 |       |  |  |  |  |
|              | 001 = Set Di:<br>010 = Set Lo<br>011 = Set Lis<br>100 = Set Co<br>101 = Resen<br>110 = Resen | opback mode<br>sten Only Mode<br>onfiguration mo | e<br>de                                   |                                    |                  |                 |       |  |  |  |  |
| bit 7-5      | OPMODE<2:0>: Operation Mode bits   |  |   |                                    |                  |                 |       |  |  |  |  |
|              | 001 = Modul<br>010 = Modul<br>011 = Modul<br>100 = Modul<br>101 = Reser<br>110 = Reser       |  | mode<br>k mode<br>nly mode<br>ration mode |                                    |                  |                 |       |  |  |  |  |
| bit 4        | Unimplemer   | ted: Read as                                     | 0'  |                                    |                  |                 |       |  |  |  |  |
| bit 3        |  |  |   | Capture Event I<br>nessage receive |                  |                 |       |  |  |  |  |
|              | 0 = Disable C  | =  |   |                                    |                  |                 |       |  |  |  |  |
| bit 2-1      | =  | nted: Read as                                    |   |                                    |                  |                 |       |  |  |  |  |
| bit 0        |  | •  | ect bit                                   |                                    |                  |                 |       |  |  |  |  |
|              | WIN: SFR Map Window Select bit<br>1 = Use filter window                                      |  |   |                                    |                  |                 |       |  |  |  |  |

| REGISTER 19                        | 9-2: CiCTR | L2: ECAN™      | CONTROL                               | REGISTER 2       | 2                 |      |       |
|------------------------------------|------------|----------------|---------------------------------------|------------------|-------------------|------|-------|
| U-0                                | U-0        | U-0            | U-0                                   | U-0              | U-0               | U-0  | U-0   |
| _                                  | _          | —              | _                                     | —                | _                 | —    | _     |
| bit 15                             |            |                |                                       |                  |                   |      | bit 8 |
|                                    |            |                |                                       |                  |                   |      |       |
| U-0                                | U-0        | U-0            | R-0                                   | R-0              | R-0               | R-0  | R-0   |
| _                                  | _          | _              | DNCNT<4:0>                            |                  |                   |      |       |
| bit 7                              |            |                |                                       |                  |                   |      | bit 0 |
|                                    |            |                |                                       |                  |                   |      |       |
| Legend:                            |            | C = Writeable  | bit, but only '                       | 0' can be writte | en to clear the b | oit  |       |
| R = Readable bit W = Writable bit  |            | bit            | U = Unimplemented bit, read as '0'    |                  |                   |      |       |
| -n = Value at POR '1' = Bit is set |            |                | '0' = Bit is cleared x = Bit is unkno |                  |                   | nown |       |
| bit 15-5                           |            | tad: Read as ' |                                       |                  |                   |      |       |

| Unimplemented: Read as '0'  |
|---|
| DNCNT<4:0>: DeviceNet <sup>™</sup> Filter Bit Number bits                                 |
| 10010-11111 = Invalid selection<br>10001 = Compare up to data byte 3, bit 6 with EID<17>  |
| •   |
| •   |
| •   |
| 00001 = Compare up to data byte 1, bit 7 with EID<0><br>00000 = Do not compare data bytes |
|   |

| U-0          | U-0                                | U-0                                 | R-0           | R-0              | R-0               | R-0             | R-0  |  |  |
|--------------|------------------------------------|-------------------------------------|---------------|------------------|-------------------|-----------------|------|--|--|
| _            | —                                  | _                                   |               |                  | FILHIT<4:0>       |                 |      |  |  |
| it 15        |                                    |                                     |               |                  |                   |                 | bit  |  |  |
| U-0          | R-1                                | R-0                                 | R-0           | R-0              | R-0               | R-0             | R-0  |  |  |
|              |                                    | it o                                | IX U          | ICODE<6:0:       |                   | it o            | IX U |  |  |
| oit 7        |                                    |                                     |               |                  |                   |                 | bit  |  |  |
| _egend:      |                                    | C = Writeable                       | bit, but only | '0' can be writt | en to clear the b | it              |      |  |  |
| R = Readabl  | e bit                              | W = Writable                        | -             |                  | mented bit, read  |                 |      |  |  |
| n = Value at |                                    | '1' = Bit is set                    |               | '0' = Bit is cle |                   | x = Bit is unkr | nown |  |  |
| bit 15-13    | Unimplemen                         | ted: Read as '                      | 0'            |                  |                   |                 |      |  |  |
| oit 12-8     | -                                  | Filter Hit Num                      |               |                  |                   |                 |      |  |  |
|              | 10000-1111<br>01111 <b>= Filte</b> | 1 = Reserved                        |               |                  |                   |                 |      |  |  |
|              | •                                  | . 10                                |               |                  |                   |                 |      |  |  |
|              | •                                  |                                     |               |                  |                   |                 |      |  |  |
|              | •                                  |                                     |               |                  |                   |                 |      |  |  |
|              | 00001 = Filte<br>00000 = Filte     |                                     |               |                  |                   |                 |      |  |  |
| bit 7        | Unimplemen                         | ted: Read as '                      | 0'            |                  |                   |                 |      |  |  |
| bit 6-0      | ICODE<6:0>                         | : Interrupt Flag                    | Code bits     |                  |                   |                 |      |  |  |
|              |                                    | .11111 = Rese                       |               |                  |                   |                 |      |  |  |
|              |                                    | IFO almost full<br>Receiver overflo | •             |                  |                   |                 |      |  |  |
|              |                                    | Vake-up interru                     |               |                  |                   |                 |      |  |  |
|              | 1000001 <b>= E</b>                 | rror interrupt                      |               |                  |                   |                 |      |  |  |
|              | 1000000 = N                        | lo interrupt                        |               |                  |                   |                 |      |  |  |
|              | •                                  |                                     |               |                  |                   |                 |      |  |  |
|              | •                                  |                                     |               |                  |                   |                 |      |  |  |
|              | •                                  | .11111 = Rese                       | nued          |                  |                   |                 |      |  |  |
|              |                                    | B15 buffer Inte                     |               |                  |                   |                 |      |  |  |
|              | •                                  |                                     |               |                  |                   |                 |      |  |  |
|              | •                                  |                                     |               |                  |                   |                 |      |  |  |
|              | •                                  |                                     |               |                  |                   |                 |      |  |  |
|              |                                    | B9 buffer inter                     |               |                  |                   |                 |      |  |  |
|              |                                    | B8 buffer inter<br>RB7 buffer inte  |               |                  |                   |                 |      |  |  |
|              |                                    | RB6 buffer inte                     |               |                  |                   |                 |      |  |  |
|              | 0000101 = T                        | RB5 buffer inte                     | errupt        |                  |                   |                 |      |  |  |
|              |                                    | RB4 buffer inte                     |               |                  |                   |                 |      |  |  |
|              |                                    | RB3 buffer inte<br>RB2 buffer inte  |               |                  |                   |                 |      |  |  |
|              |                                    | RB1 buffer inte                     |               |                  |                   |                 |      |  |  |
|              | 0000000 = T                        |                                     |               |                  |                   |                 |      |  |  |

| U-0       U-0       U-0       R/W-0       R/W-0       R/W-0       R/W-0         -       -       -       FSA<4:0>       bit 0         bit 7        bit 0       bit 0         Legend:       C = Writeable bit, but only '0' can be written to clear the bit       R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-13       DMABS       DMABS       AAM         101 = 32 buffers in DMA RAM       101 = 24 buffers in DMA RAM         100 = 16 buffers in DMA RAM       011 = 12 buffers in DMA RAM         010 = 8 buffers in DMA RAM       001 = 6 buffers in DMA RAM         000 = 4 buffers in DMA RAM       001 = 6 buffers in DMA RAM         000 = 4 buffers in DMA RAM       001 = 6 buffers in DMA RAM         001 = 5 buffers in DMA RAM       001 = 6 buffers in DMA RAM         001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         001 = 6 buf  | R/W-0                              | R/W-0  | R/W-0  | U-0                                    | U-0   | U-0   | U-0   | U-0   |  |  |
|--|------------------------------------|--|--|--|-------|-------|-------|-------|--|--|
| U-0       U-0       U-0       R/W-0       R/W-0       R/W-0       R/W-0         -       -       -       FSA<4:0>       bit 0         bit 7       -       -       bit 0         Legend:       C = Writeable bit, but only '0' can be written to clear the bit       R         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-13       DMABS       DMABS       AAM       101 = 32 buffers in DMA RAM         101 = 24 buffers in DMA RAM       101 = 12 buffers in DMA RAM       011 = 12 buffers in DMA RAM         010 = 16 buffers in DMA RAM       010 = 8 buffers in DMA RAM       001 = 6 buffers in DMA RAM         000 = 4 buffers in DMA RAM       001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         000 = 4 buffers in DMA RAM       001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         000 = 4 buffers in DMA RAM       001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         011 = 12 buffers in DMA RAM       001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         011 = 12 buffers in DMA RAM       001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         011 = 12 buffers in DMA RAM       010 = 7  |                                    | DMABS<2:0>   |  |  | —     |       | _     |       |  |  |
| -       -       FSA<4:0>         bit 7       -       -         FSA<4:0>       -         bit 7       -       -         bit 12-13       -       -         DMABS       -       -         bit 15-13       DMABS       -         DMABS       -       -         bit 10 = 32 buffers in DMA RAM       101 = 24 buffers in DMA RAM         101 = 12 buffers in DMA RAM       011 = 12 buffers in DMA RAM         001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         000 = 4 buffers in DMA RAM       001 = 6 buffers in DMA RAM         000 = 4 buff  | bit 15                             |  |  |  |       |       |       | bit 8 |  |  |
| -       -       FSA<4:0>         bit 7       -       -         FSA<4:0>       -         bit 7       -       -         bit 12-13       -       -         DMABS       -       -         bit 15-13       DMABS       -         DMABS       -       -         bit 10 = 32 buffers in DMA RAM       101 = 24 buffers in DMA RAM         101 = 12 buffers in DMA RAM       011 = 12 buffers in DMA RAM         001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         001 = 6 buffers in DMA RAM       001 = 6 buffers in DMA RAM         000 = 4 buffers in DMA RAM       001 = 6 buffers in DMA RAM         000 = 4 buff  | U-0                                | U-0  | U-0  | R/W-0                                  | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |  |
| Legend:       C = Writeable bit, but only '0' can be written to clear the bit         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         en = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-13       DMABS<2:0>: DMA Buffer Size bits         111 = Reserved       110 = 32 buffers in DMA RAM         101 = 24 buffers in DMA RAM       101 = 16 buffers in DMA RAM         010 = 16 buffers in DMA RAM       010 = 8 buffers in DMA RAM         010 = 8 buffers in DMA RAM       000 = 4 buffers in DMA RAM         000 = 4 buffers in DMA RAM       000 = 4 buffers in DMA RAM         000 = 4 buffers in DMA RAM       000 = 4 buffers in DMA RAM         001 = 6 buffers in DMA RAM       000 = 4 buffers in DMA RAM         bit 12-5       Unimplemented: Read as '0'         bit 4-0       FSA<4:0>: FIFO Area Starts with Buffer bits   | _                                  |  | _  |  |       |       |       |       |  |  |
| R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         In = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-13       DMABS<2:0>: DMA Buffer Size bits         111 = Reserved         100 = 32 buffers in DMA RAM         101 = 24 buffers in DMA RAM         100 = 16 buffers in DMA RAM         011 = 12 buffers in DMA RAM         010 = 8 buffers in DMA RAM         010 = 6 buffers in DMA RAM         010 = 4 buffers in DMA RAM         000 = 4 buffers in DMA RAM         001 = 6 buffers in DMA RAM         001 = 6 buffers in DMA RAM         000 = 4 buffers in DMA RAM         001 = 6 buffers in DMA RAM         001 = 6 buffers in DMA RAM         001 = 7 buffers in DMA RAM         <  | bit 7                              |  |  |  |       |       |       | bit 0 |  |  |
| R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         In = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-13       DMABS<2:0>: DMA Buffer Size bits         111 = Reserved         100 = 32 buffers in DMA RAM         101 = 24 buffers in DMA RAM         100 = 16 buffers in DMA RAM         011 = 12 buffers in DMA RAM         010 = 8 buffers in DMA RAM         010 = 6 buffers in DMA RAM         010 = 4 buffers in DMA RAM         000 = 4 buffers in DMA RAM         001 = 6 buffers in DMA RAM         001 = 6 buffers in DMA RAM         000 = 4 buffers in DMA RAM         001 = 6 buffers in DMA RAM         001 = 6 buffers in DMA RAM         001 = 7 buffers in DMA RAM         <  |                                    |  | <u> </u>   |  |       |       |       |       |  |  |
| Image: Second product of the second product of the second product of the second of | -                                  |  |  | •                                      |       |       |       |       |  |  |
| bit 15-13 DMABS<2:0>: DMA Buffer Size bits<br>111 = Reserved<br>110 = 32 buffers in DMA RAM<br>101 = 24 buffers in DMA RAM<br>100 = 16 buffers in DMA RAM<br>011 = 12 buffers in DMA RAM<br>010 = 8 buffers in DMA RAM<br>001 = 6 buffers in DMA RAM<br>001 = 6 buffers in DMA RAM<br>000 = 4 buffers in DMA RAM   |                                    |  |  |  |       |       |       |       |  |  |
| 111 = Reserved         110 = 32 buffers in DMA RAM         101 = 24 buffers in DMA RAM         100 = 16 buffers in DMA RAM         011 = 12 buffers in DMA RAM         010 = 8 buffers in DMA RAM         010 = 8 buffers in DMA RAM         001 = 6 buffers in DMA RAM         000 = 4 buffers in DMA RAM         000 = 4 buffers in DMA RAM         000 = 4 buffers in DMA RAM         bit 12-5         Unimplemented: Read as '0'         FSA<4:0>: FIFO Area Starts with Buffer bits   | -n = Value at POR '1' = Bit is set |  |  | '0' = Bit is cleared x = Bit is unknow |       |       |       |       |  |  |
| 11111 = Read buffer RB31<br>11110 = Read buffer RB30   | bit 12-5<br>bit 4-0                | 110 = 32 buff<br>101 = 24 buff<br>100 = 16 buff<br>011 = 12 buff<br>010 = 8 buffe<br>001 = 6 buffe<br>000 = 4 buffe<br>Unimplemen<br>FSA<4:0>: F<br>11111 = Rea<br>11110 = Rea | fers in DMA RA<br>fers in DMA RA<br>fers in DMA RA<br>fers in DMA RA<br>fers in DMA RAM<br>fers in DMA RAM<br>fers in DMA RAM<br>fers in DMA RAM<br>ferd: Read as f<br>IFO Area Starts<br>ad buffer RB31 | M<br>M<br>M<br>A<br>A<br>A<br>A<br>O'  | its   |       |       |       |  |  |
|  |                                    | •  |  |  |       |       |       |       |  |  |
| •  |                                    |  |  |  |       |       |       |       |  |  |

00001 = TX/RX buffer TRB1 00000 = TX/RX buffer TRB0

| U-0                                | U-0   | R-0  | R-0              | R-0              | R-0               | R-0             | R-0   |
|------------------------------------|---|--|------------------|------------------|-------------------|-----------------|-------|
|                                    |   |  |                  | FBF              | <b>°&lt;</b> 5:0> |                 |       |
| bit 15                             |   |  |                  |                  |                   |                 | bit 8 |
| U-0                                | U-0   | R-0  | R-0              | R-0              | R-0               | R-0             | R-0   |
| _                                  | _   |  |                  | FNR              | B<5:0>            |                 |       |
| bit 7                              |   |  |                  |                  |                   |                 | bit ( |
| Legend:                            |   | C = Writable k   | oit, but only '0 | ' can be writter | n to clear the    | bit             |       |
| R = Readab                         | le bit  | W = Writable   |                  | U = Unimpler     |                   |                 |       |
| -n = Value at POR '1' = Bit is set |   |  |                  | '0' = Bit is cle |                   | x = Bit is unkı | nown  |
|                                    | 000000 =  | TRB1 buffer<br>TRB0 buffer   |                  |                  |                   |                 |       |
| bit 7-6                            | •   | ented: Read as '   |                  | 1                |                   |                 |       |
| bit 5-0                            | 011111 =  <br>011110 =  <br>•<br>•<br>0000001 = - | >: FIFO Next Rea<br>RB31 buffer<br>RB30 buffer<br>TRB1 buffer<br>TRB1 buffer | ad Buffer Poin   | ter bits         |                   |                 |       |

| U-0                           | U-0           | R-0                                  | R-0           | R-0              | R-0               | R-0             | R-0   |
|-------------------------------|---------------|--------------------------------------|---------------|------------------|-------------------|-----------------|-------|
| _                             | _             | TXBO                                 | TXBP          | RXBP             | TXWAR             | RXWAR           | EWARN |
| bit 15                        |               |                                      |               |                  |                   |                 | bit 8 |
| R/C-0                         | R/C-0         | R/C-0                                | U-0           | R/C-0            | R/C-0             | R/C-0           | R/C-0 |
| IVRIF                         | WAKIF         | ERRIF                                | 0-0           | FIFOIF           | RBOVIF            | RBIF            | TBIF  |
| bit 7                         | WARIF         | ERNIF                                |               |                  | RBOVIE            | NDIF            | bit ( |
| l agond:                      |               | C - Writeshi                         | bit but only  | 0' can be writte | en to clear the b | \it             |       |
| <b>Legend:</b><br>R = Readabl | le hit        | W = Writable                         |               |                  | mented bit, read  |                 |       |
| -n = Value at                 |               | '1' = Bit is set                     |               | '0' = Bit is cle |                   | x = Bit is unkr | nown  |
|                               |               |                                      |               | 0 21110 010      |                   |                 |       |
| bit 15-14                     | Unimplemer    | nted: Read as '                      | 0'            |                  |                   |                 |       |
| bit 13                        |               | smitter in Error                     |               | bit              |                   |                 |       |
|                               |               | ter is in Bus Off                    |               |                  |                   |                 |       |
| bit 12                        |               | ter is not in Bus                    |               | sivo hit         |                   |                 |       |
| DIT 12                        | 1 = Transmit  | ter is in Bus Pa                     | ssive state   |                  |                   |                 |       |
|                               |               | ter is not in Bus                    |               |                  |                   |                 |       |
| bit 11                        |               | iver in Error Statistics in Bus Pass |               | /e bit           |                   |                 |       |
|                               |               | is not in Bus P                      |               |                  |                   |                 |       |
| bit 10                        | TXWAR: Tra    | nsmitter in Erro                     | r State Warni | ng bit           |                   |                 |       |
|                               |               | ter is in Error W                    |               |                  |                   |                 |       |
|                               |               | ter is not in Erro                   | -             |                  |                   |                 |       |
| bit 9                         |               | ceiver in Error<br>is in Error War   | •             | bit              |                   |                 |       |
|                               |               | is not in Error                      | •             |                  |                   |                 |       |
| bit 8                         |               | Insmitter or Red                     | -             | State Warning    | bit               |                 |       |
|                               |               | ter or Receiver                      |               |                  |                   |                 |       |
|                               |               | ter or Receiver                      |               | -                | state             |                 |       |
| bit 7                         |               | d Message Rec<br>Request has o       |               | ot Flag bit      |                   |                 |       |
|                               |               | Request has n                        |               |                  |                   |                 |       |
| bit 6                         |               | Wake-up Activ                        |               | ag bit           |                   |                 |       |
|                               | 1 = Interrupt | Request has o                        | courred       | 0                |                   |                 |       |
|                               | •             | Request has n                        |               |                  |                   |                 |       |
| bit 5                         |               |                                      |               | ources in CiINT  | F<13:8> regist    | er)             |       |
|                               |               | Request has of<br>Request has no     |               |                  |                   |                 |       |
| bit 4                         | •             | nted: Read as '                      |               |                  |                   |                 |       |
| bit 3                         | -             | D Almost Full In                     |               | it               |                   |                 |       |
|                               |               | Request has o                        |               |                  |                   |                 |       |
|                               | •             | Request has no                       |               |                  |                   |                 |       |
| bit 2                         |               | Buffer Overflo                       |               | ag bit           |                   |                 |       |
|                               |               | Request has of<br>Request has no     |               |                  |                   |                 |       |
| bit 1                         | -             | Iffer Interrupt Fl                   |               |                  |                   |                 |       |
|                               |               | Request has o                        |               |                  |                   |                 |       |
|                               | -             | Request has n                        | ot occurred   |                  |                   |                 |       |
|                               |               |                                      |               |                  |                   |                 |       |
| bit 0                         |               | ffer Interrupt Fla<br>Request has o  |               |                  |                   |                 |       |

| U-0          | U-0   | U-0   | U-0           | U-0               | U-0                | U-0             | U-0   |  |
|--------------|---|---|---------------|-------------------|--------------------|-----------------|-------|--|
|              |   |   | _             |                   | _                  |                 | _     |  |
| bit 15       |   |   |               |                   |                    |                 | bit   |  |
|              |   |   |               |                   |                    |                 |       |  |
| R/W-0        | R/W-0   | R/W-0   | U-0           | R/W-0             | R/W-0              | R/W-0           | R/W-0 |  |
| IVRIE        | WAKIE   | ERRIE   | —             | FIFOIE            | RBOVIE             | RBIE            | TBIE  |  |
| bit 7        |   |   |               |                   |                    |                 | bit   |  |
| Legend:      |   | C = Writeable   | bit, but only | '0' can be writte | en to clear the bi | t               |       |  |
| R = Readab   | le bit  | W = Writable  | bit           | U = Unimpler      | mented bit, read   | as '0'          |       |  |
| -n = Value a | t POR   | '1' = Bit is set                                      |               | '0' = Bit is cle  | ared               | x = Bit is unkr | nown  |  |
|              |   |   |               |                   |                    |                 |       |  |
| bit 15-8     | Unimplemer                                      | nted: Read as '                                       | 0'            |                   |                    |                 |       |  |
| bit 7        |   | d Message Rec   |               | pt Enable bit     |                    |                 |       |  |
|              |   | Request Enable  |               |                   |                    |                 |       |  |
|              | 0 = Interrupt                                   | Request not en  | abled         |                   |                    |                 |       |  |
| bit 6        |   | Wake-up Activi  |               | lag bit           |                    |                 |       |  |
|              |   | 1 = Interrupt Request Enabled                         |               |                   |                    |                 |       |  |
|              |   | Request not en  |               |                   |                    |                 |       |  |
| bit 5        | ERRIE: Erro                                     | r Interrupt Enab                                      | le bit        |                   |                    |                 |       |  |
|              |   | Request Enable  |               |                   |                    |                 |       |  |
|              | 0 = Interrupt                                   | Request not en  | abled         |                   |                    |                 |       |  |
| bit 4        | Unimplemer                                      | nted: Read as '                                       | 0'            |                   |                    |                 |       |  |
| bit 3        | FIFOIE: FIFO                                    | FIFOIE: FIFO Almost Full Interrupt Enable bit         |               |                   |                    |                 |       |  |
|              | 1 = Interrupt                                   | Request Enable  | ed            |                   |                    |                 |       |  |
|              | 0 = Interrupt                                   | Request not en  | abled         |                   |                    |                 |       |  |
| bit 2        | RBOVIE: RX Buffer Overflow Interrupt Enable bit |   |               |                   |                    |                 |       |  |
|              | 1 = Interrupt Request Enabled                   |   |               |                   |                    |                 |       |  |
|              | 0 = Interrupt                                   | Request not en  | abled         |                   |                    |                 |       |  |
| bit 1        | RBIE: RX Bu                                     | RBIE: RX Buffer Interrupt Enable bit                  |               |                   |                    |                 |       |  |
|              |   | Request Enable  |               |                   |                    |                 |       |  |
|              | 0 = Interrupt                                   | Request not en  | abled         |                   |                    |                 |       |  |
|              |   |   |               |                   |                    |                 |       |  |
| bit 0        | TBIE: TX Bu                                     | ffer Interrupt Er                                     | able bit      |                   |                    |                 |       |  |
| bit 0        | 1 = Interrupt                                   | ffer Interrupt Er<br>Request Enable<br>Request not en | ed            |                   |                    |                 |       |  |

#### REGISTER 19-8: CIEC: ECAN™ TRANSMIT/RECEIVE ERROR COUNT REGISTER

|                   |     |                   | ••••••      |                         |             |                    |       |
|-------------------|-----|-------------------|-------------|-------------------------|-------------|--------------------|-------|
| R-0               | R-0 | R-0               | R-0         | R-0                     | R-0         | R-0                | R-0   |
|                   |     |                   | TERR        | CNT<7:0>                |             |                    |       |
| bit 15            |     |                   |             |                         |             |                    | bit 8 |
| R-0               | D A | D O               | D O         | R O                     | D O         | D O                | D O   |
| K-U               | R-0 | R-0               | R-0         | R-0                     | R-0         | R-0                | R-0   |
|                   |     |                   | RERR        | CNT<7:0>                |             |                    |       |
| bit 7             |     |                   |             |                         |             |                    | bit 0 |
| Legend:           |     | C = Writeable bit | t, but only | / '0' can be written to | clear the   | e bit              |       |
| R = Readable bit  |     | W = Writable bit  |             | U = Unimplemen          | ted bit, re | ad as '0'          |       |
| -n = Value at POR |     | '1' = Bit is set  |             | '0' = Bit is cleare     | d           | x = Bit is unknown |       |

| bit 15-8 | TERRCNT<7:0>: Transmit Error Count bits |
|----------|---|
| bit 7-0  | RERRCNT<7:0>: Receive Error Count bits  |

#### REGISTER 19-9: CiCFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   |     |     | _   |     |     | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0 | R/W-0 |
|-------|-------|-------|-------|-------|--------|-------|-------|
| SJW   | <1:0> |       |       | BRP   | °<5:0> |       |       |
| bit 7 |       |       |       |       |        |       | bit 0 |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

| bit 15-8 | Unimplemented: Read as '0'                   |  |  |  |  |  |  |
|----------|--|--|--|--|--|--|--|
| bit 7-6  | SJW<1:0>: Synchronization Jump Width bits    |  |  |  |  |  |  |
|          | 11 = Length is 4 x TQ                        |  |  |  |  |  |  |
|          | 10 = Length is 3 x TQ                        |  |  |  |  |  |  |
|          | 01 = Length is 2 x TQ                        |  |  |  |  |  |  |
|          | 00 = Length is 1 x TQ                        |  |  |  |  |  |  |
| bit 5-0  | BRP<5:0>: Baud Rate Prescaler bits           |  |  |  |  |  |  |
|          | 11 1111 = TQ = 2 x 64 x 1/FCAN               |  |  |  |  |  |  |
|          | •  |  |  |  |  |  |  |
|          | •  |  |  |  |  |  |  |
|          | •  |  |  |  |  |  |  |
|          | 00 0010 = TQ = 2 x 3 x 1/FCAN                |  |  |  |  |  |  |
|          | 00 0001 = TQ = 2 x 2 x 1/FCAN                |  |  |  |  |  |  |
|          | $0.0000 - T_0 - 2 \times 1 \times 1/F_{CAN}$ |  |  |  |  |  |  |

00 0000 =  $Tq = 2 \times 1 \times 1/FCAN$ 

| U-0             | R/W-x  | U-0               | U-0               | U-0              | R/W-x          | R/W-x            | R/W-x |  |  |  |
|-----------------|--|-------------------|-------------------|------------------|----------------|------------------|-------|--|--|--|
| _               | WAKFIL   |                   | _                 | _                |                | SEG2PH<2:0>      |       |  |  |  |
| bit 15          |  |                   |                   |                  |                |                  | bit   |  |  |  |
|                 |  |                   |                   |                  |                |                  |       |  |  |  |
| R/W-x           | R/W-x  | R/W-x             | R/W-x             | R/W-x            | R/W-x          | R/W-x            | R/W-x |  |  |  |
| SEG2PHTS        | SAM  |                   | SEG1PH<2:0>       | >                |                | PRSEG<2:0>       |       |  |  |  |
| bit 7           |  |                   |                   |                  |                |                  | bit   |  |  |  |
| Legend:         |  |                   |                   |                  |                |                  |       |  |  |  |
| R = Readable    | bit  | W = Writable      | e bit             | U = Unimple      | mented bit, re | ad as '0'        |       |  |  |  |
| -n = Value at P | OR   | '1' = Bit is se   | et                | '0' = Bit is cle | eared          | x = Bit is unkno | own   |  |  |  |
|                 |  |                   |                   |                  |                |                  |       |  |  |  |
| bit 15          | -  | nted: Read as     |                   |                  |                |                  |       |  |  |  |
| bit 14          |  |                   | Line Filter for W | /ake-up bit      |                |                  |       |  |  |  |
|                 |  | I bus line filter |                   |                  |                |                  |       |  |  |  |
|                 |  |                   | ot used for wake  | e-up             |                |                  |       |  |  |  |
| bit 13-11       | -  | nted: Read as     |                   |                  |                |                  |       |  |  |  |
| bit 10-8        | SEG2PH<2:0>: Phase Segment 2 bits  |                   |                   |                  |                |                  |       |  |  |  |
|                 | 111 = Length is 8 x TQ   |                   |                   |                  |                |                  |       |  |  |  |
|                 | •  |                   |                   |                  |                |                  |       |  |  |  |
|                 | •  |                   |                   |                  |                |                  |       |  |  |  |
|                 | •  |                   |                   |                  |                |                  |       |  |  |  |
| b.# 7           | 000 = Length   |                   | ant 0 Time Sala   | at hit           |                |                  |       |  |  |  |
| bit 7           | SEG2PHTS: Phase Segment 2 Time Select bit  |                   |                   |                  |                |                  |       |  |  |  |
|                 | <ol> <li>Freely programmable</li> <li>Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater</li> </ol> |                   |                   |                  |                |                  |       |  |  |  |
| bit 6           | SAM: Sample of the CAN bus Line bit  |                   |                   |                  |                |                  |       |  |  |  |
|                 | 1 = Bus line is sampled three times at the sample point  |                   |                   |                  |                |                  |       |  |  |  |
|                 | 0 = Bus line is sampled once at the sample point   |                   |                   |                  |                |                  |       |  |  |  |
| bit 5-3         | SEG1PH<2:0>: Phase Segment 1 bits  |                   |                   |                  |                |                  |       |  |  |  |
|                 | 111 = Length is 8 x TQ   |                   |                   |                  |                |                  |       |  |  |  |
|                 | •  |                   |                   |                  |                |                  |       |  |  |  |
|                 | •  |                   |                   |                  |                |                  |       |  |  |  |
|                 | •  |                   |                   |                  |                |                  |       |  |  |  |
|                 | 000 = Length   | n is 1 x Tq       |                   |                  |                |                  |       |  |  |  |
| bit 2-0         | PRSEG<2:0:   | >: Propagatior    | n Time Segmen     | t bits           |                |                  |       |  |  |  |
|                 | 111 = Lengtł   | n is 8 x Tq       |                   |                  |                |                  |       |  |  |  |
|                 | •  |                   |                   |                  |                |                  |       |  |  |  |
|                 | •  |                   |                   |                  |                |                  |       |  |  |  |
|                 | •  |                   |                   |                  |                |                  |       |  |  |  |
|                 | 000 = Length   | n is 1 x Tq       |                   |                  |                |                  |       |  |  |  |
|                 |  |                   |                   |                  |                |                  |       |  |  |  |

| R/W-1   | R/W-1   | R/W-1   | R/W-1   | R/W-1   | R/W-1   | R/W-1  | R/W-1  |
|---|---------|---------|---------|---------|---------|--------|--------|
| FLTEN15   | FLTEN14 | FLTEN13 | FLTEN12 | FLTEN11 | FLTEN10 | FLTEN9 | FLTEN8 |
| bit 15  |         |         |         |         |         |        | bit 8  |
|   |         |         |         |         |         |        |        |
| R/W-1   | R/W-1   | R/W-1   | R/W-1   | R/W-1   | R/W-1   | R/W-1  | R/W-1  |
| FLTEN7  | FLTEN6  | FLTEN5  | FLTEN4  | FLTEN3  | FLTEN2  | FLTEN1 | FLTEN0 |
| bit 7 bit 0   |         |         |         |         |         |        | bit 0  |
|   |         |         |         |         |         |        |        |
| Legend: C = Writeable bit, but only '0' can be written to clear the bit |         |         |         |         |         |        |        |

| Legend:           | C = Writeable bit, but only '0' can be written to clear the bit |                                    |                    |  |  |
|-------------------|---|------------------------------------|--------------------|--|--|
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read as '0' |                    |  |  |
| -n = Value at POR | '1' = Bit is set  | '0' = Bit is cleared               | x = Bit is unknown |  |  |

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

## REGISTER 19-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0     | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|-----------|-------|-------|-------|
|        | F3BP< | <3:0> |       | F2BP<3:0> |       |       |       |
| bit 15 |       |       |       |           |       |       | bit 8 |
|        |       |       |       |           |       |       |       |
| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0     | R/W-0 | R/W-0 | R/W-0 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0     | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|-----------|-------|-------|-------|
|       | F1BP< | <3:0> |       | F0BP<3:0> |       |       |       |
| bit 7 |       |       |       |           |       |       | bit 0 |

| Legend:           | C = Writeable bit, but only '0' can be written to clear the bit |                                    |                    |  |  |
|-------------------|---|------------------------------------|--------------------|--|--|
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read as '0' |                    |  |  |
| -n = Value at POR | '1' = Bit is set  | '0' = Bit is cleared               | x = Bit is unknown |  |  |

| bit 15-12 | <b>F3BP&lt;3:0&gt;:</b> RX Buffer mask for Filter 3<br>1111 = Filter hits received in RX FIFO buffer<br>1110 = Filter hits received in RX Buffer 14 |
|-----------|---|
|           | •   |
|           | •   |
|           | •   |
|           | 0001 = Filter hits received in RX Buffer 1  |
|           | 0000 = Filter hits received in RX Buffer 0  |
| bit 11-8  | F2BP<3:0>: RX Buffer mask for Filter 2 (same values as bit 15-12)   |
| bit 7-4   | F1BP<3:0>: RX Buffer mask for Filter 1 (same values as bit 15-12)   |
| bit 3-0   | F0BP<3:0>: RX Buffer mask for Filter 0 (same values as bit 15-12)   |

|               | 13-13. CIDU                                   |  |                   | 4-7 BUFFER                              |                  | LOISTER |       |  |  |
|---------------|---|--|-------------------|---|------------------|---------|-------|--|--|
| R/W-0         | R/W-0   | R/W-0                                    | R/W-0             | R/W-0                                   | R/W-0            | R/W-0   | R/W-0 |  |  |
|               | F7BF  | °<3:0>                                   |                   |   | F6BF             | P<3:0>  |       |  |  |
| bit 15        |   |  |                   |   |                  |         | bit 8 |  |  |
| R/W-0         | R/W-0   | R/W-0                                    | R/W-0             | R/W-0                                   | R/W-0            | R/W-0   | R/W-0 |  |  |
|               | F5BF  | 2<3:0>                                   |                   |   | F4BF             | P<3:0>  |       |  |  |
| bit 7         |   |  |                   |   |                  |         | bit 0 |  |  |
|               |   |  |                   |   |                  |         |       |  |  |
| Legend:       |   | C = Writeable                            | bit, but only '   | 0' can be writte                        | n to clear the l | oit     |       |  |  |
| R = Readable  | e bit   | W = Writable                             | bit               | U = Unimplemented bit, read as '0'      |                  |         |       |  |  |
| -n = Value at | POR   | '1' = Bit is set                         |                   | '0' = Bit is cleared x = Bit is unknown |                  |         |       |  |  |
|               |   |  |                   |   |                  |         |       |  |  |
| bit 15-12     | F7BP<3:0>: RX Buffer mask for Filter 7        |  |                   |   |                  |         |       |  |  |
|               | 1111 = Filter hits received in RX FIFO buffer |  |                   |   |                  |         |       |  |  |
|               | 1110 = Filter hits received in RX Buffer 14   |  |                   |   |                  |         |       |  |  |
|               | •   |  |                   |   |                  |         |       |  |  |
|               | •   |  |                   |   |                  |         |       |  |  |
|               | •   |  |                   |   |                  |         |       |  |  |
|               |   | r hits received in<br>r hits received in |                   |   |                  |         |       |  |  |
| bit 11-8      | F6BP<3:0>:                                    | RX Buffer mas                            | k for Filter 6 (s | same values as                          | bit 15-12)       |         |       |  |  |
| bit 7-4       | F5BP<3:0>:                                    | RX Buffer mas                            | k for Filter 5 (s | same values as                          | bit 15-12)       |         |       |  |  |

## REGISTER 19-13: CiBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

| bit 3-0 | F4BP<3:0>: RX Buffer mask for Filter 4 | (same values as bit 15-12)              |
|---------|--|---|
|         |  | (************************************** |

#### REGISTER 19-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

| R/W-0         | R/W-0   | R/W-0   | R/W-0            | R/W-0             | R/W-0                              | R/W-0           | R/W-0 |  |  |
|---------------|---|---|------------------|-------------------|------------------------------------|-----------------|-------|--|--|
|               |   |   |                  |                   |                                    | P<3:0>          |       |  |  |
| bit 15        |   |   |                  |                   | -                                  |                 | bit 8 |  |  |
| R/W-0         | R/W-0   | R/W-0   | R/W-0            | R/W-0             | R/W-0                              | R/W-0           | R/W-0 |  |  |
|               | F9BP  | <3:0>   |                  |                   | F8BF                               | P<3:0>          |       |  |  |
| bit 7         |   |   |                  |                   |                                    |                 | bit 0 |  |  |
| Legend:       |   | C = Writeable   | bit, but only    | '0' can be writte | en to clear the l                  | bit             |       |  |  |
| R = Readabl   | le bit  | W = Writable  | bit              | U = Unimpler      | U = Unimplemented bit, read as '0' |                 |       |  |  |
| -n = Value at | t POR   | '1' = Bit is set  |                  | '0' = Bit is cle  | ared                               | x = Bit is unki | nown  |  |  |
| bit 15-12     | 1111 = Filter<br>1110 = Filter<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>• | F11BP<3:0>: RX Buffer mask for Filter 11<br>1111 = Filter hits received in RX FIFO buffer<br>1110 = Filter hits received in RX Buffer 14<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>• |                  |                   |                                    |                 |       |  |  |
| bit 11-8      |   |   |                  | 0 (same values    | -                                  |                 |       |  |  |
| bit 7-4       |   |   |                  | same values as    | ,                                  |                 |       |  |  |
| bit 3-0       | F8BP<3:0>:  | RX Buffer mas   | k for Filter 8 ( | same values as    | s bit 15-12)                       |                 |       |  |  |
|               |   |   |                  |                   |                                    |                 |       |  |  |

| R/W-0         | R/W-0  | R/W-0            | R/W-0           | R/W-0                                    | R/W-0          | R/W-0   | R/W-0 |  |  |
|---------------|--|------------------|-----------------|--|----------------|---------|-------|--|--|
|               | F15BP<3:0>   |                  |                 | F14BP<3:0>                               |                |         |       |  |  |
| bit 15        |  |                  |                 |  |                |         | bit 8 |  |  |
| R/W-0         | R/W-0  | R/W-0            | R/W-0           | R/W-0                                    | R/W-0          | R/W-0   | R/W-0 |  |  |
|               | F13BP<3:0>   |                  |                 |  | F12E           | 3P<3:0> |       |  |  |
| bit 7         |  |                  |                 | •  |                |         | bit 0 |  |  |
|               |  |                  |                 |  |                |         |       |  |  |
| Legend:       |  | C = Writeable    | bit, but only ' | 0' can be writter                        | n to clear the | bit     |       |  |  |
| R = Readabl   | e bit  | W = Writable     | bit             | U = Unimplemented bit, read as '0'       |                |         |       |  |  |
| -n = Value at | POR  | '1' = Bit is set | :               | 0' = Bit is cleared $x = Bit is unknown$ |                |         |       |  |  |
|               |  |                  |                 |  |                |         |       |  |  |
| bit 15-12     |  | >: RX Buffer ma  |                 | -  |                |         |       |  |  |
|               | 1111 = Filter hits received in RX FIFO buffer<br>1110 = Filter hits received in RX Buffer 14 |                  |                 |  |                |         |       |  |  |
|               |  |                  | I KA Duller 14  | +  |                |         |       |  |  |
|               | •  |                  |                 |  |                |         |       |  |  |
|               | •  |                  |                 |  |                |         |       |  |  |
|               | •  |                  |                 |  |                |         |       |  |  |

## REGISTER 19-15: CiBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

F14BP<3:0>: RX Buffer mask for Filter 14 (same values as bit 15-12)

F13BP<3:0>: RX Buffer mask for Filter 13 (same values as bit 15-12)

F12BP<3:0>: RX Buffer mask for Filter 12 (same values as bit 15-12)

0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0

| © 2011 Micro | chip Technology Inc. |
|--------------|----------------------|
|--------------|----------------------|

bit 11-8

bit 7-4

bit 3-0

|                                    | n (n =      | : 0-15)           |                      |                                    |                    |       |       |  |
|------------------------------------|-------------|-------------------|----------------------|------------------------------------|--------------------|-------|-------|--|
| R/W-x                              | R/W-x       | R/W-x             | R/W-x                | R/W-x                              | R/W-x              | R/W-x | R/W-x |  |
| SID10                              | SID9        | SID8              | SID7                 | SID6                               | SID5               | SID4  | SID3  |  |
| bit 15                             |             |                   |                      |                                    |                    |       | bit 8 |  |
| R/W-x                              | R/W-x       | R/W-x             | U-0                  | R/W-x                              | U-0                | R/W-x | R/W-x |  |
| SID2                               | SID1        | SID0              | _                    | EXIDE                              | _                  | EID17 | EID16 |  |
| bit 7                              |             |                   |                      |                                    |                    | •     | bit C |  |
| Legend:                            |             | C = Writeable     | bit, but only        | 0' can be writte                   | en to clear the b  | bit   |       |  |
| R = Readable                       | e bit       | W = Writable I    | oit                  | U = Unimplemented bit, read as '0' |                    |       |       |  |
| -n = Value at POR '1' = Bit is set |             |                   | '0' = Bit is cleared |                                    | x = Bit is unknown |       |       |  |
| bit 15-5                           | 1 = Message | Standard Identifi | 0x must be '1        |                                    |                    |       |       |  |

# **REGISTER 19-16: CIRXFnSID: ECAN™ ACCEPTANCE FILTER STANDARD IDENTIFIER REGISTER**

|         | 0 = Message address bit SIDx must be '0' to match filter   |
|---------|--|
| bit 4   | Unimplemented: Read as '0'   |
| bit 3   | EXIDE: Extended Identifier Enable bit  |
|         | If $MIDE = 1$ then:  |
|         | <ul> <li>1 = Match only messages with extended identifier addresses</li> <li>0 = Match only messages with standard identifier addresses</li> <li>If MIDE = 0 then:</li> <li>Ignore EXIDE bit.</li> </ul> |
| bit 2   | Unimplemented: Read as '0'   |
| bit 1-0 | EID<17:16>: Extended Identifier bits   |
|         | 1 = Message address bit EIDx must be '1' to match filter<br>0 = Message address bit EIDx must be '0' to match filter   |
|         |  |

|        | n (n = 0 | 0-15) |       |       |       |       |       |
|--------|----------|-------|-------|-------|-------|-------|-------|
| R/W-x  | R/W-x    | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| EID15  | EID14    | EID13 | EID12 | EID11 | EID10 | EID9  | EID8  |
| bit 15 |          |       |       |       |       |       | bit 8 |
|        |          |       |       |       |       |       |       |
| R/W-x  | R/W-x    | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| EID7   | EID6     | EID5  | EID4  | EID3  | EID2  | EID1  | EID0  |
| bit 7  |          |       |       |       |       |       | bit 0 |
|        |          |       |       |       |       |       |       |

| REGISTER 19-17: | CIRXFnEID: ECAN™ ACCEPTANCE FILTER EXTENDED IDENTIFIER REGISTER |
|-----------------|---|
|                 | n (n = 0-15)  |

| Legend:                             | d: C = Writeable bit, but only '0' can be written to clear the bit |                                    |                    |  |  |  |
|-------------------------------------|--|------------------------------------|--------------------|--|--|--|
| R = Readable bit $W = Writable bit$ |  | U = Unimplemented bit, read as '0' |                    |  |  |  |
| -n = Value at POR                   | '1' = Bit is set   | '0' = Bit is cleared               | x = Bit is unknown |  |  |  |

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

#### REGISTER 19-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

| R/W-0      | R/W-0 | R/W-0      | R/W-0 | R/W-0      | R/W-0 | R/W-0      | R/W-0 |
|------------|-------|------------|-------|------------|-------|------------|-------|
| F7MSK<1:0> |       | F6MSK<1:0> |       | F5MSK<1:0> |       | F4MSK<1:0> |       |
| oit 15     |       |            |       |            |       |            | bit 8 |
| R/W-0      | R/W-0 | R/W-0      | R/W-0 | R/W-0      | R/W-0 | R/W-0      | R/W-0 |
| F3MSK<1:0> |       | F2MSK<1:0> |       | F1MSK<1:0> |       | F0MSK<1:0> |       |
|            |       |            |       |            |       |            | bit   |

| Legend:           | C = Writeable bit, but only ' | D' can be written to clear the b   | it                 |  |
|-------------------|-------------------------------|------------------------------------|--------------------|--|
| R = Readable bit  | W = Writable bit              | U = Unimplemented bit, read as '0' |                    |  |
| -n = Value at POR | '1' = Bit is set              | '0' = Bit is cleared               | x = Bit is unknown |  |

| bit 15-14 | <b>F7MSK&lt;1:0&gt;:</b> Mask Source for Filter 7 bit<br>11 = No mask<br>10 = Acceptance Mask 2 registers contain mask |
|-----------|--|
|           | 01 = Acceptance Mask 1 registers contain mask  |
|           | 00 = Acceptance Mask 0 registers contain mask  |
| bit 13-12 | F6MSK<1:0>: Mask Source for Filter 6 bit (same values as bit 15-14)  |
| bit 11-10 | F5MSK<1:0>: Mask Source for Filter 5 bit (same values as bit 15-14)  |
| bit 9-8   | F4MSK<1:0>: Mask Source for Filter 4 bit (same values as bit 15-14)  |
| bit 7-6   | F3MSK<1:0>: Mask Source for Filter 3 bit (same values as bit 15-14)  |
| bit 5-4   | F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bit 15-14)  |
| bit 3-2   | F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bit 15-14)  |
| bit 1-0   | F0MSK<1:0>: Mask Source for Filter 0 bit (same values as bit 15-14)  |

| R/W-0         | R/W-0   | R/W-0   | R/W-0           | R/W-0                       | R/W-0             | R/W-0              | R/W-0           |  |
|---------------|---|---|-----------------|-----------------------------|-------------------|--------------------|-----------------|--|
| F15MSK<1:0>   |   | F14MSK<1:0>   |                 | F13M8                       | F13MSK<1:0>       |                    | SK<1:0>         |  |
| bit 15        |   |   |                 |                             |                   |                    | bit 8           |  |
| R/W-0         | R/W-0   | R/W-0   | R/W-0           | R/W-0                       | R/W-0             | R/W-0              | R/W-0           |  |
|               | ISK<1:0>  |   | K/W-0<br>K<1:0> |                             | K/W-0<br>K<1:0>   |                    | K/W-0<br>K<1:0> |  |
| bit 7         | 131<1.02  | FTUNIS  | N<1.0>          | F 91VIG                     | on<1.0>           | FOIVISI            | bit 0           |  |
| Dit 1         |   |   |                 |                             |                   |                    | bit 0           |  |
| Legend:       |   | C = Writeable   | bit, but only ' | 0' can be writte            | en to clear the b | bit                |                 |  |
| R = Readabl   | e bit   | W = Writable bit  |                 | U = Unimplemented bit, read |                   | l as '0'           |                 |  |
| -n = Value at | POR   | '1' = Bit is set  |                 | '0' = Bit is cleared        |                   | x = Bit is unknown |                 |  |
| bit 15-14     | 11 = No mas<br>10 = Accepta<br>01 = Accepta<br>00 = Accepta | F15MSK<1:0>: Mask Source for Filter 15 bit<br>11 = No mask<br>10 = Acceptance Mask 2 registers contain mask<br>01 = Acceptance Mask 1 registers contain mask<br>00 = Acceptance Mask 0 registers contain mask |                 |                             |                   |                    |                 |  |
| bit 13-12     |   |   |                 | -                           | es as bit 15-14)  |                    |                 |  |
| bit 11-10     | F13MSK<1:0  | >: Mask Sourc   | e for Filter 13 | bit (same valu              | es as bit 15-14)  | 1                  |                 |  |
| bit 9-8       | F12MSK<1:0  | >: Mask Sourc   | e for Filter 12 | bit (same valu              | es as bit 15-14)  | )                  |                 |  |
| bit 7-6       | F11MSK<1:0  | >: Mask Sourc   | e for Filter 11 | bit (same value             | es as bit 15-14)  |                    |                 |  |
| bit 5-4       | F10MSK<1:0  | >: Mask Sourc   | e for Filter 10 | bit (same valu              | es as bit 15-14)  | )                  |                 |  |
| bit 3-2       | F9MSK<1:0>  | F9MSK<1:0>: Mask Source for Filter 9 bit (same values as bit 15-14)   |                 |                             |                   |                    |                 |  |

### REGISTER 19-19: CiFMSKSEL2: ECAN™ FILTER 15-8 MASK SELECTION REGISTER

bit 1-0 **F8MSK<1:0>:** Mask Source for Filter 8 bit (same values as bit 15-14)

| REGISTER     | 19-20: CiRXM<br>REGIS                | /InSID: ECAN<br>STER n (n = 0          |               | ANCE FILTE  | R MASK STA         | NDARD IDEI         | NTIFIER          |  |
|--------------|--------------------------------------|--|---------------|---|--------------------|--------------------|------------------|--|
| R/W-x        | R/W-x                                | R/W-x                                  | R/W-x         | R/W-x   | R/W-x              | R/W-x              | R/W-x            |  |
| SID10        | SID9                                 | SID8                                   | SID7          | SID6  | SID5               | SID4               | SID3             |  |
| bit 15       |                                      |  |               |   |                    |                    | bit 8            |  |
| DAV          | 544                                  | <b>D</b> 444                           |               | D 44  |                    | DAM                |                  |  |
| R/W-x        | R/W-x                                | R/W-x                                  | U-0           | R/W-x   | U-0                | R/W-x              | R/W-x            |  |
| SID2         | SID1                                 | SID0                                   |               | MIDE  |                    | EID17              | EID16            |  |
| bit 7        |                                      |  |               |   |                    |                    | bit 0            |  |
| Legend:      |                                      | C = Writeable                          | bit, but only | '0' can be writte                                     | en to clear the b  | oit                |                  |  |
| R = Readab   | le bit                               | W = Writable bit                       |               | U = Unimplemented bit, read as '0'                    |                    |                    |                  |  |
| -n = Value a | t POR                                | '1' = Bit is set                       |               | '0' = Bit is cleared                                  |                    | x = Bit is unknown |                  |  |
| bit 15-5     | SID<10:0>: S                         | Standard Identif                       | ier bits      |   |                    |                    |                  |  |
|              |                                      | it SIDx in filter o<br>s don't care in |               | son   |                    |                    |                  |  |
| bit 4        | Unimplemen                           | ted: Read as '                         | 0'            |   |                    |                    |                  |  |
| bit 3        | MIDE: Identif                        | ier Receive Mo                         | de bit        |   |                    |                    |                  |  |
|              | 0 = Match eit                        | her standard or                        | extended ad   | or extended ad<br>dress message<br>r if (Filter SID/E | e if filters match |                    | DE bit in filter |  |
| bit 2        | Unimplemen                           | ted: Read as '                         | 0'            |   |                    |                    |                  |  |
| hit 1 0      | FID 47:16 · Extended Identifier hite |  |               |   |                    |                    |                  |  |

- bit 1-0 EID<17:16>: Extended Identifier bits 1 = Include bit EIDx in filter comparison
  - 0 = Bit EIDx is don't care in filter comparison

# REGISTER 19-21: CIRXMnEID: ECAN<sup>™</sup> ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER n (n = 0-2)

| R/W-x  | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|--------|-------|-------|-------|-------|-------|-------|-------|
| EID15  | EID14 | EID13 | EID12 | EID11 | EID10 | EID9  | EID8  |
| bit 15 |       |       |       |       |       |       | bit 8 |
|        |       |       |       |       |       |       |       |
| R/W-x  | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| EID7   | EID6  | EID5  | EID4  | EID3  | EID2  | EID1  | EID0  |

| Legend:           | C = Writeable bit, but only '0' can be written to clear the bit |                       |                    |  |  |  |
|-------------------|---|-----------------------|--------------------|--|--|--|
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit | , read as '0'      |  |  |  |
| -n = Value at POR | '1' = Bit is set  | '0' = Bit is cleared  | x = Bit is unknown |  |  |  |

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

bit 7

bit 0

| R/C-0   | R/C-0   | R/C-0   | R/C-0   | R/C-0   | R/C-0   | R/C-0  | R/C-0  |
|---------|---------|---------|---------|---------|---------|--------|--------|
| RXFUL15 | RXFUL14 | RXFUL13 | RXFUL12 | RXFUL11 | RXFUL10 | RXFUL9 | RXFUL8 |
| bit 15  |         |         |         |         |         |        | bit 8  |
|         |         |         |         |         |         |        |        |
| R/C-0   | R/C-0   | R/C-0   | R/C-0   | R/C-0   | R/C-0   | R/C-0  | R/C-0  |
| RXFUL7  | RXFUL6  | RXFUL5  | RXFUL4  | RXFUL3  | RXFUL2  | RXFUL1 | RXFUL0 |
| bit 7   |         |         |         |         |         |        | bit 0  |
|         |         |         |         |         |         |        |        |
|         |         |         |         |         |         |        |        |

| Legend:           | C = Writeable bit, but only '0' can be written to clear the bit |                                    |                    |  |  |
|-------------------|---|------------------------------------|--------------------|--|--|
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read as '0' |                    |  |  |
| -n = Value at POR | '1' = Bit is set  | '0' = Bit is cleared               | x = Bit is unknown |  |  |

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

#### REGISTER 19-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:           | C = Writeable bit, but only '0' can be written to clear the bit |                                    |                    |  |  |  |
|-------------------|---|------------------------------------|--------------------|--|--|--|
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read as '0' |                    |  |  |  |
| -n = Value at POR | '1' = Bit is set  | '0' = Bit is cleared               | x = Bit is unknown |  |  |  |

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

'0' = Bit is cleared

x = Bit is unknown

| CEGISTER 19-24. CIRAOVET. ECAN THE RECEIVE DUFFER OVERFLOW REGISTER I    |         |         |         |         |         |        |        |  |
|--|---------|---------|---------|---------|---------|--------|--------|--|
| R/C-0  | R/C-0   | R/C-0   | R/C-0   | R/C-0   | R/C-0   | R/C-0  | R/C-0  |  |
| RXOVF15  | RXOVF14 | RXOVF13 | RXOVF12 | RXOVF11 | RXOVF10 | RXOVF9 | RXOVF8 |  |
| bit 15   |         |         |         |         |         |        | bit 8  |  |
|  |         |         |         |         |         |        |        |  |
| R/C-0  | R/C-0   | R/C-0   | R/C-0   | R/C-0   | R/C-0   | R/C-0  | R/C-0  |  |
| RXOVF7   | RXOVF6  | RXOVF5  | RXOVF4  | RXOVF3  | RXOVF2  | RXOVF1 | RXOVF0 |  |
| bit 7  |         |         |         |         |         |        | bit 0  |  |
|  |         |         |         |         |         |        |        |  |
| Legend: C = Writeable bit, but only '0' can be written to clear the bit  |         |         |         |         |         |        |        |  |
| R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit, read as '0' |         |         |         |         |         |        |        |  |

## REGISTER 19-24: CIRXOVF1: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

bit 15-0

-n = Value at POR

RXOVF<15:0>: Receive Buffer n Overflow bits

'1' = Bit is set

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

#### **REGISTER 19-25:** CiRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:           | C = Writeable bit, but only '0' can be written to clear the bit |                                    |                    |  |  |  |
|-------------------|---|------------------------------------|--------------------|--|--|--|
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read as '0' |                    |  |  |  |
| -n = Value at POR | '1' = Bit is set  | '0' = Bit is cleared               | x = Bit is unknown |  |  |  |

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

## REGISTER 19-26: CiTRmnCON: ECAN™ TX/RX BUFFER m CONTROL REGISTER

| R/W-0         | R-0   | R-0   | R-0                   | R/W-0                           | R/W-0             | R/W-0                    | R/W-0          |  |  |
|---------------|---|---|-----------------------|---------------------------------|-------------------|--------------------------|----------------|--|--|
| TXENn         | TXABTn  | TXLARBn   | TXERRn                | TXREQn                          | RTRENn            | TXnPF                    | RI<1:0>        |  |  |
| bit 15        |   |   |                       |                                 |                   |                          | bit 8          |  |  |
| R/W-0         | R-0   | R-0   | R-0                   | R/W-0                           | R/W-0             | R/W-0                    | R/W-0          |  |  |
| TXENm         | TXABTm <sup>(1)</sup>   | TXLARBm <sup>(1)</sup>                                      | TXERRm <sup>(1)</sup> | TXREQm                          | RTRENm            | TXmPF                    |                |  |  |
| bit 7         | T/ABTIII  | THE WEIT  | TALKKIII              | in the gain                     | INTRE INT         |                          | bit (          |  |  |
| Legend:       |   | C = Writeable   | bit but only '(       | )' can be writte                | n to clear the bi | t                        |                |  |  |
| R = Readabl   | e bit   | W = Writable  |                       |                                 | nented bit, read  |                          |                |  |  |
| -n = Value at |   | (1) = Bit is set  | 5 N                   | $0^{\circ} = \text{Bit is cle}$ |                   | x = Bit is unkr          | lown           |  |  |
|               | -   |   |                       |                                 |                   |                          | -              |  |  |
| bit 15-8      | See Definition  | n for Bits 7-0, C   | ontrols Buffer        | n                               |                   |                          |                |  |  |
| bit 7         |   | RX Buffer Selec   |                       |                                 |                   |                          |                |  |  |
|               | 1 = Buffer TRBn is a transmit buffer                          |   |                       |                                 |                   |                          |                |  |  |
|               | 0 = Buffer TRBn is a receive buffer                           |   |                       |                                 |                   |                          |                |  |  |
| bit 6         | TXABTm: Message Aborted bit <sup>(1)</sup>                    |   |                       |                                 |                   |                          |                |  |  |
|               | 1 = Message<br>0 = Message                                    | was aborted<br>completed tran                               | smission succ         | essfullv                        |                   |                          |                |  |  |
| bit 5         | -   | <b>TXLARBm:</b> Message Lost Arbitration bit <sup>(1)</sup> |                       |                                 |                   |                          |                |  |  |
|               | 1 = Message   | lost arbitration  | while being se        | ent                             |                   |                          |                |  |  |
|               |   | did not lose arl  |                       |                                 |                   |                          |                |  |  |
| bit 4         | TXERRm: Error Detected During Transmission bit <sup>(1)</sup> |   |                       |                                 |                   |                          |                |  |  |
|               |   | or occurred whi   |                       |                                 |                   |                          |                |  |  |
| L:L 0         |   | or did not occu   |                       | ssage was bei                   | ng sent           |                          |                |  |  |
| bit 3         |   | essage Send R   | •                     |                                 |                   | 4h a 199 a a a a a a a i |                |  |  |
|               | ⊥ = Requests<br>sent  | s that a message  | e be sent. The        | bit automatica                  | ally clears when  | the message i            | s successiully |  |  |
|               |   | the bit to '0' whi  | ile set request       | s a message a                   | bort              |                          |                |  |  |
| bit 2         | -   | uto-Remote Tra  | -                     | -                               |                   |                          |                |  |  |
|               | 1 = When a r  | 1 = When a remote transmit is received, TXREQ will be set   |                       |                                 |                   |                          |                |  |  |
|               | 0 = When a r  | emote transmit  | is received, T        | XREQ will be ι                  | unaffected        |                          |                |  |  |
| bit 1-0       | TXmPRI<1:0  | >: Message Tra  | ansmission Pri        | ority bits                      |                   |                          |                |  |  |
|               |   | message priori  |                       |                                 |                   |                          |                |  |  |
|               |   | ermediate mess<br>ermediate mess                            |                       |                                 |                   |                          |                |  |  |
|               |   |   |                       |                                 |                   |                          |                |  |  |

Note 1: This bit is cleared when the TXREQ bit is set.

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

## 19.4 ECAN Message Buffers

ECAN Message Buffers are part of DMA RAM Memory. They are not ECAN special function registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

#### BUFFER 19-1: ECAN<sup>™</sup> MESSAGE BUFFER WORD 0

| U-0    | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|--------|-----|-----|-------|-------|-------|-------|-------|
| —      | —   | _   | SID10 | SID9  | SID8  | SID7  | SID6  |
| bit 15 |     |     |       |       |       |       | bit 8 |

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID5  | SID4  | SID3  | SID2  | SID1  | SID0  | SRR   | IDE   |
| bit 7 |       |       |       |       |       |       | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 15-13 | Unimplemented: Read as '0'   |
|-----------|--|
| bit 12-2  | SID<10:0>: Standard Identifier bits  |
| bit 1     | SRR: Substitute Remote Request bit   |
|           | <ul><li>1 = Message will request remote transmission</li><li>0 = Normal message</li></ul>                                |
| bit 0     | IDE: Extended Identifier bit   |
|           | <ul> <li>1 = Message will transmit extended identifier</li> <li>0 = Message will transmit standard identifier</li> </ul> |

#### BUFFER 19-2: ECAN™ MESSAGE BUFFER WORD 1

| U-0   | U-0   | U-0         | R/W-x             | R/W-x                                   | R/W-x   | R/W-x   |
|-------|-------|-------------|-------------------|---|---|---|
| _     |       |             | EID17             | EID16                                   | EID15   | EID14   |
|       |       |             |                   |   |   | bit 8   |
|       |       |             |                   |   |   |   |
| R/W-x | R/W-x | R/W-x       | R/W-x             | R/W-x                                   | R/W-x   | R/W-x   |
| EID12 | EID11 | EID10       | EID9              | EID8                                    | EID7  | EID6  |
|       |       |             |                   |   |   | bit 0   |
|       | R/W-x | R/W-x R/W-x | R/W-x R/W-x R/W-x | —   —   EID17     R/W-x   R/W-x   R/W-x | -     -     EID17     EID16       R/W-x     R/W-x     R/W-x     R/W-x | -     -     EID17     EID16     EID15       R/W-x     R/W-x     R/W-x     R/W-x     R/W-x |

| Legend:           |  |                      |                    |  |  |
|-------------------|--|----------------------|--------------------|--|--|
| R = Readable bit  | R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' |                      |                    |  |  |
| -n = Value at POR | '1' = Bit is set   | '0' = Bit is cleared | x = Bit is unknown |  |  |

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

| BUFFER 19-3     | B: ECAN   | MESSAGE          | BUFFER V      | VORD 2                                  |       |       |       |  |  |
|-----------------|---|------------------|---------------|---|-------|-------|-------|--|--|
| R/W-x           | R/W-x   | R/W-x            | R/W-x         | R/W-x                                   | R/W-x | R/W-x | R/W-x |  |  |
| EID5            | EID4  | EID3             | EID2          | EID1                                    | EID0  | RTR   | RB1   |  |  |
| bit 15          |   |                  |               |   |       |       | bit 8 |  |  |
| r               |   |                  |               |   |       |       |       |  |  |
| U-0             | U-0   | U-0              | R/W-x         | R/W-x                                   | R/W-x | R/W-x | R/W-x |  |  |
| —               | —   | —                | RB0           | DLC3                                    | DLC2  | DLC1  | DLC0  |  |  |
| bit 7           |   |                  |               |   |       |       | bit 0 |  |  |
|                 |   |                  |               |   |       |       |       |  |  |
| Legend:         |   |                  |               |   |       |       |       |  |  |
| R = Readable    | bit   | W = Writable     | bit           | U = Unimplemented bit, read as '0'      |       |       |       |  |  |
| -n = Value at P | POR   | '1' = Bit is set |               | '0' = Bit is cleared x = Bit is unknown |       |       | IOWN  |  |  |
|                 |   |                  | 1.56          |   |       |       |       |  |  |
| bit 15-10       |   | tended Identifie |               |   |       |       |       |  |  |
| bit 9           | RTR: Remote                                     | e Transmission   | Request bit   |   |       |       |       |  |  |
|                 | 1 = Message                                     | will request rer | note transmis | sion                                    |       |       |       |  |  |
|                 | 0 = Normal m                                    | lessage          |               |   |       |       |       |  |  |
| bit 8           | RB1: Reserve                                    | ed Bit 1         |               |   |       |       |       |  |  |
|                 | Licer must set this hit to (a) per CAN protocol |                  |               |   |       |       |       |  |  |

#### BUFFFR 19-3-ECAN™ MESSAGE BUEFER WORD 2

|         | User must set this bit to '0' per CAN protocol. |
|---------|---|
| bit 7-5 | Unimplemented: Read as '0'                      |
| bit 4   | RB0: Reserved Bit 0                             |
|         | User must set this bit to '0' per CAN protocol. |
| bit 3-0 | DLC<3:0>: Data Length Code bits                 |

#### ECAN™ MESSAGE BUFFER WORD 3 **BUFFER 19-4:**

| R/W-x  | R/W-x                              | R/W-x | R/W-x | R/W-x            | R/W-x | R/W-x           | R/W-x |
|--|------------------------------------|-------|-------|------------------|-------|-----------------|-------|
|  |                                    |       | Ву    | rte 1            |       |                 |       |
| bit 15   |                                    |       |       |                  |       |                 | bit 8 |
|  |                                    |       |       |                  |       |                 |       |
| R/W-x  | R/W-x                              | R/W-x | R/W-x | R/W-x            | R/W-x | R/W-x           | R/W-x |
|  |                                    |       | Ву    | rte 0            |       |                 |       |
| bit 7  |                                    |       |       |                  |       |                 | bit 0 |
| Legend:  |                                    |       |       |                  |       |                 |       |
| R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit, read as '0' |                                    |       |       |                  |       |                 |       |
| -n = Value at PC   | -n = Value at POR '1' = Bit is set |       |       | '0' = Bit is cle | ared  | x = Bit is unkr | nown  |

bit 15-8 Byte 1<15:8>: ECAN™ Message Byte 0

bit 7-0 Byte 0<7:0>: ECAN Message Byte 1

## BUFFER 19-5: ECAN™ MESSAGE BUFFER WORD 4

| R/W-x           | R/W-x | R/W-x            | R/W-x | R/W-x            | R/W-x           | R/W-x           | R/W-x |
|-----------------|-------|------------------|-------|------------------|-----------------|-----------------|-------|
|                 |       |                  | By    | te 3             |                 |                 |       |
| bit 15          |       |                  |       |                  |                 |                 | bit 8 |
|                 |       |                  |       |                  |                 |                 |       |
| R/W-x           | R/W-x | R/W-x            | R/W-x | R/W-x            | R/W-x           | R/W-x           | R/W-x |
|                 |       |                  | By    | te 2             |                 |                 |       |
| bit 7           |       |                  |       |                  |                 |                 | bit 0 |
| Legend:         |       |                  |       |                  |                 |                 |       |
| R = Readable b  | oit   | W = Writable     | bit   | U = Unimpler     | mented bit, rea | d as '0'        |       |
| -n = Value at P | OR    | '1' = Bit is set |       | '0' = Bit is cle | ared            | x = Bit is unkr | nown  |

bit 15-8 Byte 3<15:8>: ECAN™ Message Byte 3

bit 7-0 Byte 2<7:0>: ECAN Message Byte 2

#### BUFFER 19-6: ECAN™ MESSAGE BUFFER WORD 5

| R/W-x            | R/W-x | R/W-x            | R/W-x | R/W-x        | R/W-x            | R/W-x    | R/W-x |
|------------------|-------|------------------|-------|--------------|------------------|----------|-------|
|                  |       |                  | By    | /te 5        |                  |          |       |
| bit 15           |       |                  |       |              |                  |          | bit 8 |
|                  |       |                  |       |              |                  |          |       |
| R/W-x            | R/W-x | R/W-x            | R/W-x | R/W-x        | R/W-x            | R/W-x    | R/W-x |
|                  |       |                  | By    | /te 4        |                  |          |       |
| bit 7            |       |                  |       |              |                  |          | bit 0 |
| Legend:          |       |                  |       |              |                  |          |       |
| R = Readable bit |       | W = Writable bit |       | U = Unimpler | nented bit, read | l as '0' |       |

'0' = Bit is cleared

bit 15-8 Byte 5<15:8>: ECAN™ Message Byte 5

'1' = Bit is set

bit 7-0 Byte 4<7:0>: ECAN Message Byte 4

-n = Value at POR

x = Bit is unknown

# PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

### BUFFER 19-7: ECAN™ MESSAGE BUFFER WORD 6

| R/W-x           | R/W-x | R/W-x            | R/W-x | R/W-x            | R/W-x           | R/W-x           | R/W-x |
|-----------------|-------|------------------|-------|------------------|-----------------|-----------------|-------|
|                 |       |                  | Ву    | rte 7            |                 |                 |       |
| bit 15          |       |                  |       |                  |                 |                 | bit 8 |
|                 |       |                  |       |                  |                 |                 |       |
| R/W-x           | R/W-x | R/W-x            | R/W-x | R/W-x            | R/W-x           | R/W-x           | R/W-x |
|                 |       |                  | By    | rte 6            |                 |                 |       |
| bit 7           |       |                  |       |                  |                 |                 | bit 0 |
| Legend:         |       |                  |       |                  |                 |                 |       |
| R = Readable b  | oit   | W = Writable     | bit   | U = Unimpler     | nented bit, rea | ad as '0'       |       |
| -n = Value at P | OR    | '1' = Bit is set |       | '0' = Bit is cle | ared            | x = Bit is unkı | nown  |

bit 15-8 Byte 7<15:8>: ECAN™ Message Byte 7

bit 7-0 Byte 6<7:0>: ECAN Message Byte 6

#### BUFFER 19-8: ECAN™ MESSAGE BUFFER WORD 7

| U-0             | U-0 | U-0              | R/W-x | R/W-x            | R/W-x                      | R/W-x           | R/W-x |
|-----------------|-----|------------------|-------|------------------|----------------------------|-----------------|-------|
|                 | _   | —                |       |                  | FILHIT<4:0> <sup>(1)</sup> | )               |       |
| bit 15          |     |                  |       |                  |                            |                 | bit 8 |
|                 |     |                  |       |                  |                            |                 |       |
| U-0             | U-0 | U-0              | U-0   | U-0              | U-0                        | U-0             | U-0   |
|                 | _   | _                | —     | —                | —                          | —               | —     |
| bit 7           |     |                  |       |                  |                            |                 | bit 0 |
|                 |     |                  |       |                  |                            |                 |       |
| Legend:         |     |                  |       |                  |                            |                 |       |
| R = Readable    | bit | W = Writable I   | oit   | U = Unimpler     | nented bit, read           | l as '0'        |       |
| -n = Value at P | OR  | '1' = Bit is set |       | '0' = Bit is cle | ared                       | x = Bit is unkr | nown  |

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits<sup>(1)</sup>

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

Note 1: Only written by module for receive buffers, unused for transmit buffers.

# 20.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC1)

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 of families devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com). 2: Some registers and associated bits described in this section may not be
  - described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices have up to 13 ADC input channels.

The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

# 20.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 13 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- · Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 13 analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration depends on the specific device.

Block diagrams of the ADC module are shown in Figure 20-1 and Figure 20-2.

# 20.2 ADC Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
  - a) Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>)
  - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>)
  - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>)
  - d) Determine how many S/H channels are used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>)
  - e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>)
  - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>)
  - g) Turn on ADC module (AD1CON1<15>)
- 2. Configure ADC interrupt (if required):
  - a) Clear the AD1IF bit
  - b) Select ADC interrupt priority


# 20.3 ADC and DMA

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. ADC1 can trigger a DMA data transfer. If ADC1 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF bit gets set as a result of an ADC1 sample conversion sequence.


The SMPI<3:0> bits (AD1CON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (AD1CON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.










#### FIGURE 20-3: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



| REGISTER                          | 20-1: AD1C   | ON1: ADC1 C                     | ONTROL RE    | EGISTER 1                          |          |                    |                 |  |
|-----------------------------------|--|---------------------------------|--------------|------------------------------------|----------|--------------------|-----------------|--|
| R/W-0                             | U-0  | R/W-0                           | R/W-0        | U-0                                | R/W-0    | R/W-0              | R/W-0           |  |
| ADON                              | _  | ADSIDL                          | ADDMABM      | —                                  | AD12B    | FORM               | FORM<1:0>       |  |
| bit 15                            |  |                                 |              |                                    |          |                    | bit 8           |  |
| R/W-0                             | R/W-0  | R/W-0                           | U-0          | R/W-0                              | R/W-0    | R/W-0<br>HC,HS     | R/C-0<br>HC, HS |  |
|                                   | SSRC<2:0>  |                                 |              | SIMSAM                             | ASAM     | SAMP               | DONE            |  |
| bit 7                             |  |                                 |              |                                    |          |                    | bit (           |  |
|                                   |  |                                 |              |                                    |          |                    |                 |  |
| Legend:                           |  | HC = Cleared                    | by hardware  | HS = Set by I                      | nardware | C = Clea           | ar only bit     |  |
| R = Readable bit W = Writable bit |  |                                 | bit          | U = Unimplemented bit, read as '0' |          |                    |                 |  |
| -n = Value at POR '1' = Bit is    |  |                                 |              | '0' = Bit is cleared               |          | x = Bit is unknown |                 |  |
| bit 15                            | 5 <b>ADON:</b> ADC Operating Mode bit<br>1 = ADC module is operating<br>0 = ADC is off |                                 |              |                                    |          |                    |                 |  |
| bit 14                            | Unimplemen   | ted: Read as '                  | )'           |                                    |          |                    |                 |  |
| bit 13                            | ADSIDL: Stop   | p in Idle Mode b                | oit          |                                    |          |                    |                 |  |
|                                   |  | nue module ope<br>module operat |              |                                    | lle mode |                    |                 |  |
| bit 12                            | ADDMABM:   | DMA Buffer Bu                   | ild Mode bit |                                    |          |                    |                 |  |

| 1 = DMA buffers are written in the order of conversion. The module provides an address to the DMA |
|---|
| channel that is the same as the address used for the non-DMA stand-alone buffer                   |
| 0 = DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address  |
| to the DMA channel, based on the index of the analog input and the size of the DMA buffer         |
|   |

#### bit 11 Unimplemented: Read as '0'

| bit 10 | AD12B: 10-bit or 12-bit Operation Mode bit |
|--------|--|
|        |  |

- 1 = 12-bit, 1-channel ADC operation
- 0 = 10-bit, 4-channel ADC operation

#### bit 9-8 FORM<1:0>: Data Output Format bits

| For | 10 hit | oporation  |
|-----|--------|------------|
| FOL | TU-DIT | operation: |

- 11 = Reserved
  - 10 = Reserved
  - 01 = Signed integer (DOUT = ssss sssd dddd dddd, where s = .NOT.d<9>)
  - 00 = Integer (DOUT = 0000 00dd dddd dddd)

#### For 12-bit operation:

- 11 = Reserved
- 10 = Reserved
  - 01 = Signed Integer (DOUT = ssss sddd dddd dddd, where s = .NOT.d<11>)
  - 00 = Integer (DOUT = 0000 dddd dddd dddd)

#### bit 7-5 SSRC<2:0>: Sample Clock Source Select bits

- 111 = Internal counter ends sampling and starts conversion (auto-convert)
- 110 = Reserved
- 101 = Reserved
- 100 = GP timer (Timer5 for ADC1) compare ends sampling and starts conversion
- 011 = Reserved
- 010 = GP timer (Timer3 for ADC1) compare ends sampling and starts conversion
- 001 = Active transition on INT0 pin ends sampling and starts conversion
- 000 = Clearing sample bit ends sampling and starts conversion
- Unimplemented: Read as '0' bit 4

# REGISTER 20-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

| bit 3 | SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)  |
|-------|---|
|       | <pre>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS&lt;1:0&gt; = 1x); or     Samples CH0 and CH1 simultaneously (when CHPS&lt;1:0&gt; = 01) 0 = Samples multiple channels individually in sequence</pre>   |
| bit 2 | ASAM: ADC Sample Auto-Start bit   |
|       | <ul> <li>1 = Sampling begins immediately after last conversion. SAMP bit is auto-set</li> <li>0 = Sampling begins when SAMP bit is set</li> </ul>   |
| bit 1 | SAMP: ADC Sample Enable bit   |
|       | <ul> <li>1 = ADC sample/hold amplifiers are sampling</li> <li>0 = ADC sample/hold amplifiers are holding</li> <li>If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1.</li> <li>If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.</li> </ul>      |
| bit 0 | DONE: ADC Conversion Status bit   |
|       | <ul> <li>1 = ADC conversion cycle is completed</li> <li>0 = ADC conversion not started or in progress</li> <li>Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear</li> <li>DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.</li> </ul> |

| R/W-0          | R/V   | V-0   | R/W-0  | U-0  | U-0                                 | R/W-0           | R/W-0           | R/W-0   |  |  |
|----------------|---|---|--|--|-------------------------------------|-----------------|-----------------|---------|--|--|
| VCFG<2:0>      |   | —   |  | —  | CSCNA                               | CHPS<1:0>       |                 |         |  |  |
| bit 15         |   |   |  |  |                                     |                 |                 | bi      |  |  |
| R-0            | U   | -0  | R/W-0  | R/W-0  | R/W-0                               | R/W-0           | R/W-0           | R/W-0   |  |  |
| BUFS           | _   | _   |  | SMPI   |                                     |                 | BUFM            | ALTS    |  |  |
| bit 7          |   |   |  |  |                                     |                 |                 | bi      |  |  |
| Legend:        |   |   |  |  |                                     |                 |                 |         |  |  |
| R = Readable   | e bit   |   | W = Writabl  | e bit  | U = Unimple                         | mented bit, rea | d as '0'        |         |  |  |
| -n = Value at  | POR   |   | '1' = Bit is s   | et   | '0' = Bit is cl                     | eared           | x = Bit is unkr | nown    |  |  |
| bit 15-13      | VCFG  | <2:0>:                                      | Converter Vo   | oltage Reference (                                     | Configuratior                       | bits            |                 |         |  |  |
|                |   | Α   | DREF+  | ADREF-   | ]                                   |                 |                 |         |  |  |
|                | 000   |   | Avdd   | Avss   |                                     |                 |                 |         |  |  |
|                | 001   | Exter                                       | nal VREF+  | Avss   |                                     |                 |                 |         |  |  |
|                | 010   |   | Avdd   | External VREF-   | _                                   |                 |                 |         |  |  |
|                | 011   |   | nal VREF+  | External VREF-   | -                                   |                 |                 |         |  |  |
|                | 1xx   |   | AVDD   | Avss   |                                     |                 |                 |         |  |  |
| bit 12-11      | -   |   | ted: Read as   |  |                                     |                 |                 |         |  |  |
| bit 10         | CSCNA: Scan Input Selections for CH0+ during Sample A bit<br>1 = Scan inputs  |   |  |  |                                     |                 |                 |         |  |  |
|                |   |   | uts<br>an inputs   |  |                                     |                 |                 |         |  |  |
| bit 9-8        | CHPS<1:0>: Selects Channels Utilized bits   |   |  |  |                                     |                 |                 |         |  |  |
|                | When AD12B = 1, CHPS<1:0> is: U-0, Unimplemented, Read as '0'<br>1x = Converts CH0, CH1, CH2 and CH3  |   |  |  |                                     |                 |                 |         |  |  |
|                | 01 = C  |   | CH0 and C  |  |                                     |                 |                 |         |  |  |
| bit 7          | <b>BUFS:</b> Buffer Fill Status bit (only valid when $BUFM = 1$ )   |   |  |  |                                     |                 |                 |         |  |  |
|                |   |   |  | buffer 0x8-0xF, u<br>buffer 0x0-0x7, u                 |                                     |                 |                 |         |  |  |
| bit 6          | Unimp   | lement                                      | ted: Read as   | s'0'   |                                     |                 |                 |         |  |  |
| bit 5-2        |   |   | Selects Increi<br>r interrupt  | ment Rate for DM                                       | A Addresses                         | bits or number  | of sample/conv  | version |  |  |
|                | 1111 = Increments the DMA address or generates interrupt after completion of every 16th   |   |  |  |                                     |                 |                 |         |  |  |
|                | sample/conversion operation<br>1110 = Increments the DMA address or generates interrupt after completion of every 15th<br>sample/conversion operation |   |  |  |                                     |                 |                 |         |  |  |
|                | •   | oumpr                                       | 0,001110101010101  | oporation  |                                     |                 |                 |         |  |  |
|                |   |   |  |  |                                     |                 |                 |         |  |  |
|                | •   |   |  |  |                                     |                 |                 |         |  |  |
|                |   |   |  | IA address after o                                     | •                                   | •               | •               | •       |  |  |
| bit 1          | 0000 =  | = Increr                                    |  | A address after o                                      | •                                   | •               | •               | •       |  |  |
| bit 1          | 0000 =<br><b>BUFM</b><br>1 = St   | = Increr<br>: Buffer<br>arts buf            | nents the DN<br>Fill Mode So<br>fer filling at a                     | A address after o                                      | completion of                       | every sample/c  | conversion oper | •       |  |  |
| bit 1<br>bit 0 | 0000 =<br><b>BUFM</b><br>1 = St<br>0 = Al   | = Increr<br>: Buffer<br>arts buf<br>ways st | nents the DN<br>Fill Mode So<br>fer filling at a<br>tarts filling bu | /A address after o<br>elect bit<br>address 0x0 on firs | ompletion of<br>st interrupt a<br>0 | every sample/c  | conversion oper | •       |  |  |

| 1<br>0<br>bit 14-13 L<br>bit 12-8 S  | R<br>ADRC: ADC (<br>= ADC interr   | R/W-0<br>W = Writable bit<br>'1' = Bit is set |                        | R/W-0<br><7:0> <sup>(2)</sup><br>U = Unimpler<br>'0' = Bit is cle | SAMC<4:0> <sup>(</sup><br>R/W-0 | 1)<br>R/W-0     | bit<br>R/W-0<br>bit |  |  |
|--|--|---|------------------------|---|---------------------------------|-----------------|---------------------|--|--|
| R/W-0<br>bit 7<br>Legend:<br>R = Readable bit<br>n = Value at PO<br>bit 15 4<br>1<br>0<br>bit 14-13 4<br>bit 12-8 5    | R<br>A <b>DRC</b> : ADC C<br>= ADC interr                                | W = Writable bit<br>'1' = Bit is set          | ADCS.                  | <sub>&lt;7:0&gt;</sub> (2)<br>U = Unimpler                        |                                 | R/W-0           | R/W-0               |  |  |
| bit 7<br><b>Legend:</b><br>R = Readable bit<br>rn = Value at PO<br>bit 15<br>1<br>0<br>bit 14-13<br>L<br>bit 12-8<br>S | R<br>A <b>DRC</b> : ADC C<br>= ADC interr                                | W = Writable bit<br>'1' = Bit is set          | ADCS.                  | <sub>&lt;7:0&gt;</sub> (2)<br>U = Unimpler                        |                                 | R/W-0           |                     |  |  |
| bit 7<br><b>Legend:</b><br>R = Readable bit<br>-n = Value at PO<br>bit 15<br>1<br>0<br>bit 14-13<br>L<br>bit 12-8<br>S | R<br>A <b>DRC</b> : ADC C<br>= ADC interr                                | W = Writable bit<br>'1' = Bit is set          | ADCS.                  | <sub>&lt;7:0&gt;</sub> (2)<br>U = Unimpler                        |                                 | R/W-U           |                     |  |  |
| <b>Legend:</b><br>R = Readable bit<br>-n = Value at PO<br>bit 15 <b>4</b><br>1<br>0<br>bit 14-13 <b>4</b><br>5         | R<br>ADRC: ADC (<br>= ADC interr   | '1' = Bit is set                              |                        | U = Unimpler  | nented hit ra                   |                 | bit                 |  |  |
| <b>Legend:</b><br>R = Readable bit<br>-n = Value at PO<br>bit 15 <b>4</b><br>1<br>0<br>bit 14-13 <b>4</b><br>5         | R<br>ADRC: ADC (<br>= ADC interr   | '1' = Bit is set                              |                        | -   | nented hit reg                  |                 |                     |  |  |
| R = Readable bit<br>-n = Value at PO<br>bit 15   | R<br>ADRC: ADC (<br>= ADC interr   | '1' = Bit is set                              |                        | -   | nented bit re                   |                 |                     |  |  |
| -n = Value at PO<br>bit 15 <i>A</i><br>1<br>0<br>bit 14-13 <b>L</b><br>bit 12-8 <b>S</b>                               | R<br>ADRC: ADC (<br>= ADC interr   | '1' = Bit is set                              |                        | -   | nented hit reg                  |                 |                     |  |  |
| bit 15 A<br>1<br>0<br>bit 14-13 L<br>bit 12-8 S  | <b>DRC:</b> ADC (<br>= ADC interr  |   |                        | '0' = Bit is cle  |                                 | ad as '0'       |                     |  |  |
| 1<br>0<br>bit 14-13 L<br>bit 12-8 S  | = ADC interr   | Conversion Clock                              |                        | 5 210 010   | ared                            | x = Bit is unkr | nown                |  |  |
| 1<br>0<br>bit 14-13 L<br>bit 12-8 S  | = ADC interr   |   | Source bit             |   |                                 |                 |                     |  |  |
| bit 14-13 L<br>bit 12-8 S  |  |   |                        |   |                                 |                 |                     |  |  |
| bit 12-8 S   | Inimplement  | ed: Read as '0'                               |                        |   |                                 |                 |                     |  |  |
| 1  | =  | Auto Sample Tim                               | ne bits <sup>(1)</sup> |   |                                 |                 |                     |  |  |
| •  | 1111 <b>= 31 T</b> /   | AD  |                        |   |                                 |                 |                     |  |  |
|  |  |   |                        |   |                                 |                 |                     |  |  |
| •  |  |   |                        |   |                                 |                 |                     |  |  |
| •  |  |   |                        |   |                                 |                 |                     |  |  |
|  | 0001 = 1 TAD   |   |                        |   |                                 |                 |                     |  |  |
| bit 7-0 🖌  | DCS<7:0>:/   | ADC Conversion                                | Clock Sele             | ct bits <sup>(2)</sup>  |                                 |                 |                     |  |  |
| 1  | 1111111 = F  | Reserved                                      |                        |   |                                 |                 |                     |  |  |
| •  |  |   |                        |   |                                 |                 |                     |  |  |
| •  |  |   |                        |   |                                 |                 |                     |  |  |
| •  |  |   |                        |   |                                 |                 |                     |  |  |
| •  |  |   |                        |   |                                 |                 |                     |  |  |
|  | 01000000 = Reserved<br>00111111 = Tcy · (ADCS<7:0> + 1) = 64 · Tcy = TaD |   |                        |   |                                 |                 |                     |  |  |
| U  |  | $101 \cdot (ADCS<7.0)$                        | <i>i&gt;</i> + 1) = 04 | $\cdot$ ICY = IAD   |                                 |                 |                     |  |  |
|  |  |   |                        |   |                                 |                 |                     |  |  |
| •  |  |   |                        |   |                                 |                 |                     |  |  |
| C  | 0000010 = <b>T</b>   | ГСҮ · (ADCS<7:0                               | )> + 1) = 3            | • TCY = TAD   |                                 |                 |                     |  |  |
|  |  | $FCY \cdot (ADCS<7:0)$                        |                        |   |                                 |                 |                     |  |  |
| C  | 0000000 = 7  | TCY · (ADCS<7:0                               | )> + 1) = 1            | • TCY = TAD   |                                 |                 |                     |  |  |

# REGISTER 20-3: AD1CON3: ADC1 CONTROL REGISTER 3

2: This bit is not used if AD1CON3<15> (ADRC) = 1.

|                                    |     | • • • • • | ••••• |                                    |       |                 |       |
|------------------------------------|-----|-----------|-------|------------------------------------|-------|-----------------|-------|
| U-0                                | U-0 | U-0       | U-0   | U-0                                | U-0   | U-0             | U-0   |
| _                                  | —   | —         | —     | —                                  | —     | —               | —     |
| bit 15                             |     |           |       |                                    |       |                 | bit 8 |
|                                    |     |           |       |                                    |       |                 |       |
| U-0                                | U-0 | U-0       | U-0   | U-0                                | R/W-0 | R/W-0           | R/W-0 |
| —                                  | —   | —         | —     | —                                  |       | DMABL<2:0>      |       |
| bit 7                              |     |           |       |                                    | •     |                 | bit 0 |
|                                    |     |           |       |                                    |       |                 |       |
| Legend:                            |     |           |       |                                    |       |                 |       |
| R = Readable bit W = Writable bit  |     |           | bit   | U = Unimplemented bit, read as '0' |       |                 |       |
| -n = Value at POR '1' = Bit is set |     |           |       | '0' = Bit is cle                   | eared | x = Bit is unkr | nown  |
|                                    |     |           |       |                                    |       |                 |       |

#### REGISTER 20-4: AD1CON4: ADC1 CONTROL REGISTER 4

bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

#### REGISTER 20-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

|                   | U-0   | U-0   | U-0  | U-0   | R/W-0   | R/W-0                               | R/W-0   |
|-------------------|---|---|--|---|---|-------------------------------------|---------|
| —                 | —   | —   |  | —   | CH123N  | NB<1:0>                             | CH123SB |
| bit 15            |   |   |  |   |   |                                     | bit     |
| U-0               | U-0   | U-0   | U-0  | U-0   | R/W-0   | R/W-0                               | R/W-0   |
| _                 | _   | _   | _  |   |   | NA<1:0>                             | CH123SA |
| bit 7             |   |   |  |   |   |                                     | bit     |
| Legend:           |   |   |  |   |   |                                     |         |
| R = Readable      | e bit   | W = Writable b  | it   | U = Unimplen  | nented bit, rea   | d as '0'                            |         |
| -n = Value at     | POR   | '1' = Bit is set  |  | '0' = Bit is clea   | ared  | x = Bit is unk                      | known   |
| bit 10-9<br>bit 8 | When AD12E<br>11 = CH1 neg<br>10 = CH1 neg<br>0x = CH1, CH<br>CH123SB: CH   | <b>B = 1, CHxNB is</b><br>gative input is Al<br>gative input is Al<br>12, CH3 negativ<br>nannel 1, 2, 3 P   | : <b>U-0, Unim</b><br>N9, CH2 neg<br>N6, CH2 neg<br>e input is VR<br>positive Input                                    | Input Select fo<br>plemented, Rea<br>ative input is AN<br>ative input is AN<br>EF-<br>Select for Samp                 | ad as '0'<br>\10, CH3 nega<br>\7, CH3 negati  | itive input is A                    |         |
|                   |   |   |  | plemented, Rea  |   | abut in ANE                         |         |
|                   | 1 = CH1 posit<br>0 = CH1 posit  | ive input is AN3<br>ive input is AN0  | , CH2 positiv<br>, CH2 positiv   | <b>plemented, Rea</b><br>ve input is AN4,<br>ve input is AN1,   | CH3 positive i  |                                     |         |
| bit 7-3           | 1 = CH1 posit<br>0 = CH1 posit<br><b>Unimplemen</b>   | ive input is AN3<br>ive input is AN0<br><b>ted:</b> Read as '0  | , CH2 positiv<br>, CH2 positiv   | ve input is AN4,<br>ve input is AN1,  | CH3 positive i<br>CH3 positive i  | nput is AN2                         |         |
|                   | 1 = CH1 posit<br>0 = CH1 posit<br>Unimplemen<br>CH123NA<1:  | ive input is AN3<br>ive input is AN0<br><b>ted:</b> Read as '0<br><b>0&gt;:</b> Channel 1,  | , CH2 positiv<br>, CH2 positiv<br>,<br>2, 3 Negative   | ve input is AN4,<br>ve input is AN1,<br>e Input Select fo   | CH3 positive i<br>CH3 positive i<br>r Sample A bit  | nput is AN2                         |         |
| bit 7-3           | 1 = CH1 posit<br>0 = CH1 posit<br>Unimplement<br>CH123NA<1:<br>When AD12E<br>11 = CH1 neg<br>10 = CH1 neg                 | ive input is AN3<br>ive input is AN0<br>ted: Read as '0<br>0>: Channel 1,<br>B = 1, CHxNA is<br>pative input is Al  | , CH2 positiv<br>, CH2 positiv<br>2, 3 Negative<br><b>:: U-0, Unim</b><br>N9, CH2 neg<br>N6, CH2 neg                   | ve input is AN4,<br>ve input is AN4,<br>e Input Select fo<br>plemented, Rea<br>ative input is AN<br>ative input is AN | CH3 positive in<br>CH3 positive in<br>r Sample A bit<br>ad as '0'<br>N10, CH3 nega                | nput is AN2<br>s<br>tive input is A |         |
| bit 7-3           | 1 = CH1 posit<br>0 = CH1 posit<br>Unimplement<br>CH123NA<1:<br>When AD12E<br>11 = CH1 neg<br>10 = CH1 neg<br>0x = CH1, CH | ive input is AN3<br>ive input is AN0<br>ted: Read as '0<br>0>: Channel 1,<br>3 = 1, CHxNA is<br>pative input is Al<br>pative input is Al<br>12, CH3 negativ | r, CH2 positiv<br>, CH2 positiv<br>2, 3 Negative<br>:: <b>U-0, Unim</b><br>N9, CH2 neg<br>N6, CH2 neg<br>e input is VR | ve input is AN4,<br>ve input is AN4,<br>e Input Select fo<br>plemented, Rea<br>ative input is AN<br>ative input is AN | CH3 positive i<br>CH3 positive i<br>r Sample A bit<br>ad as '0'<br>V10, CH3 nega<br>V7, CH3 negat | nput is AN2<br>s<br>tive input is A |         |

**Note 1:** This bit setting is Reserved in PIC24HJ128GPX02, PIC24HJ64GPX02 and PIC24HJ32GPX02 (28-pin) devices.

| R/W-0           | U-0  | U-0  | R/W-0  | R/W-0           | R/W-0            | R/W-0           | R/W-0 |  |  |
|-----------------|--|--|--|-----------------|------------------|-----------------|-------|--|--|
| CH0NB           |  |  |  |                 | CH0SB<4:0>       |                 |       |  |  |
| bit 15          |  |  |  |                 |                  |                 | bit   |  |  |
| R/W-0           | U-0  | U-0  | R/W-0  | R/W-0           | R/W-0            | R/W-0           | R/W-0 |  |  |
| CHONA           | _  | _  |  |                 | CH0SA<4:0>       |                 |       |  |  |
| bit 7           |  |  |  |                 |                  |                 | bit   |  |  |
| Legend:         |  |  |  |                 |                  |                 |       |  |  |
| R = Readable    | bit  | W = Writable   | bit  | U = Unimple     | emented bit, rea | d as '0'        |       |  |  |
| -n = Value at P | OR   | '1' = Bit is set   |  | ʻ0' = Bit is cl | eared            | x = Bit is unkr | nown  |  |  |
| bit 15          | CH0NB: Cha   | nnel 0 Negative  | e Input Select   | for Sample B    | bit              |                 |       |  |  |
|                 | Same definiti  |  |  |                 |                  |                 |       |  |  |
| bit 14-13       | -  | ted: Read as '   |  |                 |                  |                 |       |  |  |
| bit 12-8        |  | Channel 0 Po   |  |                 | le B bits        |                 |       |  |  |
|                 |  | innel 0 positive   |  |                 |                  |                 |       |  |  |
|                 | •  | innel 0 positive   | input is AINTT   |                 |                  |                 |       |  |  |
|                 | •  |  |  |                 |                  |                 |       |  |  |
|                 | • $01000 - Channel 0 positive input is \Delta Ne(1)$   |  |  |                 |                  |                 |       |  |  |
|                 | 01000 = Channel 0 positive input is $AN3^{(1)}$  |  |  |                 |                  |                 |       |  |  |
|                 | 00111 = Channel 0 positive input is AN7 <sup>(1)</sup><br>00110 = Channel 0 positive input is AN6 <sup>(1)</sup> |  |  |                 |                  |                 |       |  |  |
|                 | •  |  | input io / ii to   |                 |                  |                 |       |  |  |
|                 | •  |  |  |                 |                  |                 |       |  |  |
|                 | •  | innel 0 positive   | input is AN2   |                 |                  |                 |       |  |  |
|                 |  | innel 0 positive   |  |                 |                  |                 |       |  |  |
|                 |  | innel 0 positive   |  |                 |                  |                 |       |  |  |
| bit 7           | CH0NA: Cha   | nnel 0 Negative  | e Input Select   | for Sample A    | bit              |                 |       |  |  |
|                 |  | 0 negative inpu  | -  | ·               |                  |                 |       |  |  |
|                 |  | 0 negative inpu  |  |                 |                  |                 |       |  |  |
| bit 6-5         | Unimplemen   | ted: Read as '   | 0'   |                 |                  |                 |       |  |  |
|                 | CH0SA<4:0>   | Channel 0 Po   | sitive Input Se  | elect for Samp  | le A bits        |                 |       |  |  |
| bit 4-0         |  |  |  |                 |                  |                 |       |  |  |
| bit 4-0         |  | nnel 0 positive  | input is AN12  | -               |                  |                 |       |  |  |
| bit 4-0         | 01100 <b>= Cha</b>   | innel 0 positive<br>innel 0 positive   |  | -               |                  |                 |       |  |  |
| bit 4-0         | 01100 <b>= Cha</b>   |  |  | -               |                  |                 |       |  |  |
| bit 4-0         | 01100 <b>= Cha</b>   |  |  | -               |                  |                 |       |  |  |
| bit 4-0         | 01100 = Cha<br>01011 = Cha<br>•<br>•<br>•<br>01000 = Cha   | nnel 0 positive  | input is AN11<br>input is AN8 <sup>(1</sup>  | )               |                  |                 |       |  |  |
| bit 4-0         | 01100 = Cha<br>01011 = Cha<br>•<br>•<br>01000 = Cha<br>00111 = Cha   | nnel 0 positive<br>nnel 0 positive<br>nnel 0 positive                        | input is AN11<br>input is AN8 <sup>(1</sup><br>input is AN7 <sup>(1</sup>  | )               |                  |                 |       |  |  |
| bit 4-0         | 01100 = Cha<br>01011 = Cha<br>•<br>•<br>01000 = Cha<br>00111 = Cha   | nnel 0 positive  | input is AN11<br>input is AN8 <sup>(1</sup><br>input is AN7 <sup>(1</sup>  | )               |                  |                 |       |  |  |
| bit 4-0         | 01100 = Cha<br>01011 = Cha<br>•<br>•<br>01000 = Cha<br>00111 = Cha   | nnel 0 positive<br>nnel 0 positive<br>nnel 0 positive                        | input is AN11<br>input is AN8 <sup>(1</sup><br>input is AN7 <sup>(1</sup>  | )               |                  |                 |       |  |  |
| bit 4-0         | 01100 = Cha<br>01011 = Cha<br>01000 = Cha<br>00111 = Cha<br>00110 = Cha  | unnel 0 positive<br>unnel 0 positive<br>unnel 0 positive<br>unnel 0 positive | input is AN11<br>input is AN8 <sup>(1</sup><br>input is AN7 <sup>(1</sup><br>input is AN6 <sup>(1</sup>                                    | )               |                  |                 |       |  |  |
| bit 4-0         | 01100 = Cha<br>01011 = Cha<br>01000 = Cha<br>00111 = Cha<br>00110 = Cha  | annel 0 positive<br>annel 0 positive<br>annel 0 positive<br>annel 0 positive | input is AN11<br>input is AN8 <sup>(1</sup><br>input is AN7 <sup>(1</sup><br>input is AN6 <sup>(1</sup>                                    | )               |                  |                 |       |  |  |
| bit 4-0         | 01100 = Cha<br>01011 = Cha<br>01000 = Cha<br>00111 = Cha<br>00110 = Cha<br>00010 = Cha<br>00001 = Cha            | unnel 0 positive<br>unnel 0 positive<br>unnel 0 positive<br>unnel 0 positive | input is AN11<br>input is AN8 <sup>(1)</sup><br>input is AN7 <sup>(1)</sup><br>input is AN6 <sup>(1)</sup><br>input is AN2<br>input is AN1 | )               |                  |                 |       |  |  |

# REGISTER 20-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

**Note 1:** These bit settings (AN6, AN7 and AN8) are reserved on PIC24HJ128GPX02, PIC24HJ64GPX02 and PIC24HJ32GPX02 (28-pin) devices.

| U-0                               | U-0   | U-0   | R/W-0        | R/W-0            | R/W-0    | R/W-0 | R/W-0 |
|-----------------------------------|-------|-------|--------------|------------------|----------|-------|-------|
|                                   | _     | —     | CSS12        | CSS11            | CSS10    | CSS9  | CSS8  |
| bit 15                            |       |       |              |                  |          |       | bit 8 |
|                                   |       |       |              |                  |          |       |       |
| R/W-0                             | R/W-0 | R/W-0 | R/W-0        | R/W-0            | R/W-0    | R/W-0 | R/W-0 |
| CSS7                              | CSS6  | CSS5  | CSS4         | CSS3             | CSS2     | CSS1  | CSS0  |
| bit 7                             |       |       |              | ·                |          |       | bit 0 |
|                                   |       |       |              |                  |          |       |       |
| Legend:                           |       |       |              |                  |          |       |       |
| R = Readable bit W = Writable bit |       | oit   | U = Unimplei | mented bit, read | d as '0' |       |       |

'0' = Bit is cleared

x = Bit is unknown

bit 15-13 **Unimplemented:** Read as '0'

-n = Value at POR

bit 12-0 CSS<12:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

'1' = Bit is set

0 =Skip ANx for input scan

**Note 1:** On devices without 13 analog inputs, all AD1CSSL bits can be selected by user application. However, inputs selected for scan without a corresponding input on device converts VREF-.

**2:** CSSx = ANx, where x = 0 through 12.

### **REGISTER 20-8:** AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW<sup>(1,2,3)</sup>

| U-0     | U-0   | U-0   | R/W-0  | R/W-0  | R/W-0  | R/W-0 | R/W-0 |
|---------|-------|-------|--------|--------|--------|-------|-------|
| —       | —     | —     | PCFG12 | PCFG11 | PCFG10 | PCFG9 | PCFG8 |
| bit 15  |       |       |        |        |        |       | bit 8 |
|         |       |       |        |        |        |       |       |
| R/W-0   | R/W-0 | R/W-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0 | R/W-0 |
| PCFG7   | PCFG6 | PCFG5 | PCFG4  | PCFG3  | PCFG2  | PCFG1 | PCFG0 |
| bit 7   |       | •     | •      |        |        | •     | bit 0 |
|         |       |       |        |        |        |       |       |
| Legend: |       |       |        |        |        |       |       |

| =ogona.           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-13 Unimplemented: Read as '0'

bit 12-0 PCFG<12:0>: ADC Port Configuration Control bits

- 1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 13 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
  - **2:** PCFGx = ANx, where x = 0 through 12.
  - **3:** PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case, all port pins multiplexed with ANx will be in Digital mode.


# 21.0 COMPARATOR MODULE

- **Note 1:** This data sheet summarizes the features the PIC24HJ32GP302/304. of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 34. Comparator" (DS70212) of the "dsPIC33F/ PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Comparator module provides a set of dual input comparators. The inputs to the comparator can be configured to use any one of the four pin inputs (C1IN+, C1IN-, C2IN+ and C2IN-) as well as the Comparator Voltage Reference Input (CVREF).

Note: This peripheral contains output functions that may need to be configured by the peripheral pin select feature. For more information, see Section 11.6 "Peripheral Pin Select".





| R/W-0                   | U-0   | R/W-0                                 | R/W-0          | R/W-0             | R/W-0           | R/W-0                  | R/W-0                 |  |
|-------------------------|---|---------------------------------------|----------------|-------------------|-----------------|------------------------|-----------------------|--|
| CMIDL                   | —   | C2EVT                                 | C1EVT          | C2EN              | C1EN            | C2OUTEN <sup>(1)</sup> | C1OUTEN <sup>(2</sup> |  |
| bit 15                  |   |                                       |                |                   |                 |                        | bit                   |  |
| R-0                     | R-0   | R/W-0                                 | R/W-0          | R/W-0             | R/W-0           | R/W-0                  | R/W-0                 |  |
| C2OUT                   | C1OUT   | C2INV                                 | C1INV          | C2NEG             | C2POS           | C1NEG                  | C1POS                 |  |
| bit 7                   | 01001   | OZINV                                 | Oniti          | OZINEO            | 021 00          | OINEO                  | bit                   |  |
| Lonondi                 |   |                                       |                |                   |                 |                        |                       |  |
| Legend:<br>R = Readable | e bit   | W = Writable                          | bit            | U = Unimplen      | nented bit, rea | ad as '0'              |                       |  |
| -n = Value at           |   | '1' = Bit is set                      |                | '0' = Bit is clea |                 | x = Bit is unkr        | nown                  |  |
|                         | -   |                                       |                |                   |                 |                        | -                     |  |
| bit 15                  | CMIDL: Stop                                     | in Idle Mode                          |                |                   |                 |                        |                       |  |
|                         |   |                                       | e mode, modu   | lle does not ger  | nerate interrup | ots. Module is sti     | ll enabled            |  |
|                         |   | e normal modul                        |                |                   |                 |                        |                       |  |
| bit 14                  | Unimplemen                                      | ted: Read as '                        | 0'             |                   |                 |                        |                       |  |
| bit 13                  | C2EVT: Com                                      | parator 2 Even                        | t              |                   |                 |                        |                       |  |
|                         |   | ator output char                      |                |                   |                 |                        |                       |  |
|                         | •   | ator output did r                     | •              | ates              |                 |                        |                       |  |
| bit 12                  | C1EVT: Comparator 1 Event                       |                                       |                |                   |                 |                        |                       |  |
|                         |   | ator output char<br>ator output did r |                | ates              |                 |                        |                       |  |
| bit 11                  | C2EN: Comp                                      | arator 2 Enable                       | Э              |                   |                 |                        |                       |  |
|                         | 1 = Compara                                     | ator is enabled                       |                |                   |                 |                        |                       |  |
|                         | 0 = Compara                                     | ator is disabled                      |                |                   |                 |                        |                       |  |
| bit 10                  | •   | parator 1 Enable                      | e              |                   |                 |                        |                       |  |
|                         | •   | ator is enabled ator is disabled      |                |                   |                 |                        |                       |  |
| bit 9                   | •   | Comparator 2 O                        | utout Enable(  | 1)                |                 |                        |                       |  |
| DIT 3                   |   | ator output is dr                     |                |                   |                 |                        |                       |  |
|                         |   | ator output is no                     |                |                   |                 |                        |                       |  |
| bit 8                   | C1OUTEN: C                                      | Comparator 1 O                        | utput Enable   | 2)                |                 |                        |                       |  |
|                         | 1 = Compara                                     | ator output is dr                     | iven on the ou | utput pad         |                 |                        |                       |  |
|                         |   | ator output is no                     |                | e output pad      |                 |                        |                       |  |
| bit 7                   |   | parator 2 Outp                        | ut bit         |                   |                 |                        |                       |  |
|                         | $\frac{\text{When C2INV}}{1 = C2 \text{ VIN+}}$ |                                       |                |                   |                 |                        |                       |  |
|                         | 0 = C2 VIN+                                     |                                       |                |                   |                 |                        |                       |  |
|                         | When C2INV                                      |                                       |                |                   |                 |                        |                       |  |
|                         |   |                                       |                |                   |                 |                        |                       |  |
|                         | 0 = C2 VIN+<br>1 = C2 VIN+                      | -                                     |                |                   |                 |                        |                       |  |

#### REGISTER 21-1: CMCON: COMPARATOR CONTROL REGISTER

- Note 1: If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.
  - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

#### REGISTER 21-1: CMCON: COMPARATOR CONTROL REGISTER (CONTINUED)

| bit 6 | C1OUT: Comparator 1 Output bit                          |
|-------|---|
|       | When $C1INV = 0$ :                                      |
|       | 1 = C1 VIN+ > C1 VIN-                                   |
|       | 0 = C1 VIN + < C1 VIN -                                 |
|       | When C1INV = 1:   |
|       | 0 = C1 VIN + > C1 VIN -                                 |
|       | 1 = C1 VIN + < C1 VIN-                                  |
| bit 5 | C2INV: Comparator 2 Output Inversion bit                |
|       | 1 = C2 output inverted                                  |
|       | 0 = C2 output not inverted                              |
| bit 4 | C1INV: Comparator 1 Output Inversion bit                |
|       | 1 = C1 output inverted                                  |
|       | 0 = C1 output not inverted                              |
| bit 3 | C2NEG: Comparator 2 Negative Input Configure bit        |
|       | 1 = Input is connected to VIN+                          |
|       | 0 = Input is connected to VIN-                          |
|       | See Figure 21-1 for the comparator modes.               |
| bit 2 | C2POS: Comparator 2 Positive Input Configure bit        |
|       | 1 = Input is connected to VIN+                          |
|       | 0 = Input is connected to CVREF                         |
|       | See Figure 21-1 for the comparator modes.               |
| bit 1 | C1NEG: Comparator 1 Negative Input Configure bit        |
|       | 1 = Input is connected to VIN+                          |
|       | 0 = Input is connected to VIN-                          |
|       | See Figure 21-1 for the comparator modes.               |
| bit 0 | <b>C1POS:</b> Comparator 1 Positive Input Configure bit |
|       | 1 = Input is connected to VIN+                          |
|       | 0 = Input is connected to CVREF                         |
|       | See Figure 21-1 for the comparator modes.               |
|       |   |

- Note 1: If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.
  - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.


#### 21.1 Comparator Voltage Reference

# 21.1.1 CONFIGURING THE COMPARATOR VOLTAGE REFERENCE

The Voltage Reference module is controlled through the CVRCON register (Register 21-2). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution. The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

#### FIGURE 21-2: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



| U-0          | U-0  | U-0              | U-0                       | U-0                           | U-0             | U-0             | U-0     |  |  |
|--------------|--|------------------|---------------------------|-------------------------------|-----------------|-----------------|---------|--|--|
|              | —  | —                | _                         | —                             | _               | —               | —       |  |  |
| bit 15       |  |                  |                           |                               |                 |                 | bit     |  |  |
| R/W-0        | R/W-0  | R/W-0            | R/W-0                     | R/W-0                         | R/W-0           | R/W-0           | R/W-0   |  |  |
| CVREN        | CVROE  | CVRR             | CVRSS                     | 10/00-0                       |                 | 3:0>            | 11/00-0 |  |  |
| bit 7        | OWNOL  | oviat            | 011100                    |                               | 000             | ((0.0)          | bit     |  |  |
|              |  |                  |                           |                               |                 |                 |         |  |  |
| Legend:      |  |                  |                           |                               |                 |                 |         |  |  |
| R = Readab   | le bit   | W = Writable     | bit                       | U = Unimplen                  | nented bit, rea | d as '0'        |         |  |  |
| -n = Value a | t POR  | '1' = Bit is set |                           | '0' = Bit is clea             | ared            | x = Bit is unkr | nown    |  |  |
|              |  |                  |                           |                               |                 |                 |         |  |  |
| bit 15-8     | Unimplemen   | ted: Read as '   | 0'                        |                               |                 |                 |         |  |  |
| bit 7        | CVREN: Com   | nparator Voltag  | e Reference E             | Enable bit                    |                 |                 |         |  |  |
|              |  | rcuit powered    |                           |                               |                 |                 |         |  |  |
|              |  | rcuit powered    |                           |                               |                 |                 |         |  |  |
| bit 6        |  | parator VREF     |                           |                               |                 |                 |         |  |  |
|              | <ul> <li>1 = CVREF voltage level is output on CVREF pin</li> <li>0 = CVREF voltage level is disconnected from CVREF pin</li> </ul> |                  |                           |                               |                 |                 |         |  |  |
|              |  | 0                |                           | -                             |                 |                 |         |  |  |
| bit 5        | •  | arator VREF R    | •                         |                               |                 |                 |         |  |  |
|              |  |                  |                           | VRSRC with C<br>9 CVRSRC with |                 |                 |         |  |  |
| bit 4        | CVRSS: Com   | parator VREF     | Source Selecti            | on bit                        |                 |                 |         |  |  |
|              | 1 = Comparator reference source CVRSRC = VREF+ - VREF-   |                  |                           |                               |                 |                 |         |  |  |
|              | 0 = Compara  | tor reference s  | source CVRSR              | C = AVDD - AVS                | SS              |                 |         |  |  |
| bit 3-0      |  | •                | F Value Selec             | tion $0 \le CVR < 3$          | 3:0> ≤15 bits   |                 |         |  |  |
|              | When CVRR  |                  | <b>(1</b> / )             |                               |                 |                 |         |  |  |
|              |  | <3:0>/ 24) • (0  | _VRSRC)                   |                               |                 |                 |         |  |  |
|              | When CVRR  | = 0:             | 1770 - 2 (b. <b>(20</b> ) |                               |                 |                 |         |  |  |

 $\overline{CVREF} = 1/4 \bullet (\overline{CVRSRC}) + (CVR < 3:0 > /32) \bullet (CVRSRC)$ 

# REGISTER 21-2: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

NOTES:

# 22.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, the of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


This chapter discusses the Real-Time Clock and Calendar (RTCC) module, available on PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices, and its operation. The following are some of the key features of this module:

- Time: hours, minutes and seconds
- 24-hour format (military time)
- Calendar: weekday, date, month and year
- Alarm configurable
- Year range: 2000 to 2099
- Leap year correction
- BCD format for compact firmware
- Optimized for low-power operation
- User calibration with auto-adjust
- Calibration range: ±2.64 seconds error per month
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.



#### FIGURE 22-1: RTCC BLOCK DIAGRAM

#### 22.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

#### 22.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 22-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 22-1: RTCVAL REGISTER MAPPING

| RTCPTR | <b>RTCC Value Register Window</b> |             |  |  |  |
|--------|-----------------------------------|-------------|--|--|--|
| <1:0>  | RTCVAL<15:8>                      | RTCVAL<7:0> |  |  |  |
| 00     | MINUTES                           | SECONDS     |  |  |  |
| 01     | WEEKDAY                           | HOURS       |  |  |  |
| 10     | MONTH                             | DAY         |  |  |  |
| 11     | —                                 | YEAR        |  |  |  |

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 22-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

#### TABLE 22-2: ALRMVAL REGISTER MAPPING

| ALRMPTR | Alarm Value Register Window |              |  |  |  |  |
|---------|-----------------------------|--------------|--|--|--|--|
| <1:0>   | ALRMVAL<15:8>               | ALRMVAL<7:0> |  |  |  |  |
| 00      | ALRMMIN                     | ALRMSEC      |  |  |  |  |
| 01      | ALRMWD                      | ALRMHR       |  |  |  |  |
| 10      | ALRMMNTH                    | ALRMDAY      |  |  |  |  |
| 11      |                             | _            |  |  |  |  |

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

| Note: | This only applies to read operations and |
|-------|--|
|       | not write operations.                    |

#### 22.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 22-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 22-1.

#### EXAMPLE 22-1: SETTING THE RTCWREN BIT

| MOV  | #NVMKEY, W1  | ;move the address of NVMKEY into W1 |
|------|--------------|-------------------------------------|
| MOV  | #0x55, W2    |                                     |
| MOV  | #0xAA, W3    |                                     |
| MOV  | W2, [W1]     | ;start 55/AA sequence               |
| MOV  | W3, [W1]     |                                     |
| BSET | RCFGCAL, #13 | ;set the RTCWREN bit                |
|      |              |                                     |

| REGISTER 22-1: | RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER <sup>(1)</sup> |
|----------------|---|
|                |   |

| R/W-0                | U-0  | R/W-0                        | R-0           | R-0                                     | R/W-0           | R/W-0            | R/W-0  |  |  |
|----------------------|--|------------------------------|---------------|---|-----------------|------------------|--------|--|--|
| RTCEN <sup>(2)</sup> |  | RTCWREN                      | RTCSYNC       | HALFSEC <sup>(3)</sup>                  | RTCOE           | RTCPT            | R<1:0> |  |  |
| bit 15               |  |                              |               |   |                 |                  | bit    |  |  |
| R/W-0                | R/W-0  | R/W-0                        | R/W-0         | R/W-0                                   | R/W-0           | R/W-0            | R/W-0  |  |  |
|                      |  |                              | CAL           | <7:0>                                   |                 |                  |        |  |  |
| bit 7                |  |                              |               |   |                 |                  | bit    |  |  |
| Legend:              |  |                              |               |   |                 |                  |        |  |  |
| R = Readable         | bit  | W = Writable                 | bit           | U = Unimplem                            | ented bit, read | as '0'           |        |  |  |
| -n = Value at F      | POR  | '1' = Bit is set             |               | '0' = Bit is clea                       | red             | x = Bit is unkn  | own    |  |  |
| bit 15               | RTCEN: RT(   | CC Enable bit <sup>(2)</sup> |               |   |                 |                  |        |  |  |
|                      | 1 = RTCC m   | nodule is enable             | d             |   |                 |                  |        |  |  |
|                      |  | nodule is disable            |               |   |                 |                  |        |  |  |
| bit 14               | -  | nted: Read as '              |               |   |                 |                  |        |  |  |
| bit 13               |  | RTCC Value Re                | •             |   |                 |                  |        |  |  |
|                      |  |                              |               | an be written to b<br>e locked out from |                 | n to by the user |        |  |  |
| bit 12               |  |                              | -             | Synchronization                         | -               | ,                |        |  |  |
|                      | 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple  |                              |               |   |                 |                  |        |  |  |
|                      | resulting in an invalid data read. If the register is read twice and results in the same data, the data  |                              |               |   |                 |                  |        |  |  |
|                      | can be assumed to be valid<br>0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple  |                              |               |   |                 |                  |        |  |  |
| bit 11               |  |                              |               | registers can be                        |                 |                  |        |  |  |
| Sit II               | HALFSEC: Half-Second Status bit <sup>(3)</sup> 1 = Second half period of a second  |                              |               |   |                 |                  |        |  |  |
|                      |  | f period of a sec            |               |   |                 |                  |        |  |  |
| bit 10               | RTCOE: RTC   | CC Output Enat               | ole bit       |   |                 |                  |        |  |  |
|                      | 1 = RTCC output enabled  |                              |               |   |                 |                  |        |  |  |
|                      |  | utput disabled               |               |   |                 |                  |        |  |  |
| bit 9-8              |  |                              | •             | ndow Pointer bit                        |                 |                  |        |  |  |
|                      | Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL registers; the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'. |                              |               |   |                 |                  |        |  |  |
|                      | RTCVAL<15:8>:  |                              |               |   |                 |                  |        |  |  |
|                      | 11 = Reserve   |                              |               |   |                 |                  |        |  |  |
|                      |  |                              |               |   |                 |                  |        |  |  |
|                      | 01 = WEEKDAY<br>00 = MINUTES   |                              |               |   |                 |                  |        |  |  |
|                      | RTCVAL<7:0   |                              |               |   |                 |                  |        |  |  |
|                      | 11 = YEAR  |                              |               |   |                 |                  |        |  |  |
|                      | 10 = DAY   | -                            |               |   |                 |                  |        |  |  |
|                      | 01 = HOURS<br>00 = SECON   |                              |               |   |                 |                  |        |  |  |
|                      |  |                              |               |   |                 |                  |        |  |  |
| Note 1: The          | e RCFGCAL re   | egister is only af           | fected by a P | OR.                                     |                 |                  |        |  |  |
| 2: Av                | vrite to the RTC   | CEN bit is only a            | llowed when   | RTCWREN = 1.                            |                 |                  |        |  |  |

3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

#### **REGISTER 22-1:** RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER<sup>(1)</sup> (CONTINUED)

- Note 1: The RCFGCAL register is only affected by a POR.
  - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
  - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

| REGISTER 22-2: P | PADCFG1: PAD CONFIGURATION CONTROL REGISTER |
|------------------|---|
|------------------|---|

| U-0                                | U-0 | U-0 | U-0 | U-0                                      | U-0 | U-0                     | U-0    |  |
|------------------------------------|-----|-----|-----|--|-----|-------------------------|--------|--|
| —                                  | _   | —   | —   | —  | —   | —                       | _      |  |
| bit 15                             |     |     |     |  |     |                         | bit 8  |  |
|                                    |     |     |     |  |     |                         |        |  |
| U-0                                | U-0 | U-0 | U-0 | U-0                                      | U-0 | R/W-0                   | R/W-0  |  |
| —                                  | _   | —   | —   | —  |     | RTSECSEL <sup>(1)</sup> | PMPTTL |  |
| bit 7                              |     |     |     |  |     |                         | bit 0  |  |
|                                    |     |     |     |  |     |                         |        |  |
| Legend:                            |     |     |     |  |     |                         |        |  |
| R = Readable bit W = Writable bit  |     |     |     | U = Unimplemented bit, read as '0'       |     |                         |        |  |
| -n = Value at POR '1' = Bit is set |     |     |     | 0' = Bit is cleared $x = Bit is unknown$ |     |                         |        |  |

bit 15-2 Unimplemented: Read as '0'

| bit 1 | RTSECSEL: RTCC Seconds Clock Output Select bit <sup>(1)</sup>  |
|-------|--|
|       | <ul> <li>1 = RTCC seconds clock is selected for the RTCC pin</li> <li>0 = RTCC alarm pulse is selected for the RTCC pin</li> </ul> |
| bit 0 | PMPTTL: PMP Module TTL Input Buffer Select bit   |
|       | <ul><li>1 = PMP module uses TTL input buffers</li><li>0 = PMP module uses Schmitt Trigger input buffers</li></ul>                  |

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) needs to be set.

| R/W-0        | R/W-0  | R/W-0              | R/W-0         | R/W-0             | R/W-0            | R/W-0           | R/W-0      |  |  |  |
|--------------|--|--------------------|---------------|-------------------|------------------|-----------------|------------|--|--|--|
| ALRMEN       | CHIME  |                    | AMA           | SK<3:0>           |                  | ALRMP           | ΓR<1:0>    |  |  |  |
| bit 15       |  |                    |               |                   |                  | •               | bi         |  |  |  |
| R/W-0        | R/W-0  | R/W-0              | R/W-0         | R/W-0             | R/W-0            | R/W-0           | R/W-0      |  |  |  |
| bit 7        |  |                    | ARP           | PT<7:0>           |                  |                 | bi         |  |  |  |
|              |  |                    |               |                   |                  |                 | ы          |  |  |  |
| Legend:      |  |                    |               |                   |                  |                 |            |  |  |  |
| R = Readab   | le bit   | W = Writable       | bit           | U = Unimpler      | nented bit, read | l as '0'        |            |  |  |  |
| -n = Value a | t POR  | '1' = Bit is set   |               | '0' = Bit is cle  | ared             | x = Bit is unkn | iown       |  |  |  |
| bit 15       |  | arm Enable bit     |               |                   |                  |                 |            |  |  |  |
| JIL 15       |  |                    |               | ally offer on ale | rm avant whan    |                 |            |  |  |  |
|              | ⊥ = Alarm is<br>CHIME =  | -                  |               | ally after an ala |                  |                 | a = 0x00 a |  |  |  |
|              | 0 = Alarm is   | ,                  |               |                   |                  |                 |            |  |  |  |
| bit 14       | CHIME: Chin  | ne Enable bit      |               |                   |                  |                 |            |  |  |  |
|              |  |                    | T<7:0> bits a | are allowed to ro | Il over from 0x0 | 0 to 0xFF       |            |  |  |  |
|              |  | •                  |               | stop once they r  |                  | /               |            |  |  |  |
| bit 13-10    | AMASK<3:0  | >: Alarm Mask      | Configuration | n bits            |                  |                 |            |  |  |  |
|              |  | rved – do not u    | -             |                   |                  |                 |            |  |  |  |
|              | 101x = Reserved - do not use   |                    |               |                   |                  |                 |            |  |  |  |
|              |  |                    | t when config | ured for Februa   | ry 29th, once e  | very 4 years)   |            |  |  |  |
|              | 1000 = Once  |                    |               |                   |                  |                 |            |  |  |  |
|              | 0111 = Once<br>0110 = Once   |                    |               |                   |                  |                 |            |  |  |  |
|              | 0101 = Every   |                    |               |                   |                  |                 |            |  |  |  |
|              | 0100 = Every   |                    |               |                   |                  |                 |            |  |  |  |
|              | 0011 = Every   | / minute           |               |                   |                  |                 |            |  |  |  |
|              | 0010 = Every   |                    |               |                   |                  |                 |            |  |  |  |
|              | 0001 = Every   |                    |               |                   |                  |                 |            |  |  |  |
|              | 0000 = Every   |                    |               |                   |                  |                 |            |  |  |  |
| bit 9-8      | ALRMPTR<1:0>: Alarm Value Register Window Pointer bits   |                    |               |                   |                  |                 |            |  |  |  |
|              | Points to the corresponding Alarm Value registers when reading ALRMVALH and ALRMVALL registers the ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches '00'. |                    |               |                   |                  |                 |            |  |  |  |
|              | ALRMVAL<1  |                    |               | ,                 |                  |                 |            |  |  |  |
|              | 11 = Unimple   |                    |               |                   |                  |                 |            |  |  |  |
|              | 10 = ALRMM   |                    |               |                   |                  |                 |            |  |  |  |
|              | 01 = ALRMW   |                    |               |                   |                  |                 |            |  |  |  |
|              | 00 = ALRMM   |                    |               |                   |                  |                 |            |  |  |  |
|              | ALRMVAL<7  |                    |               |                   |                  |                 |            |  |  |  |
|              | 11 = Unimple<br>10 = ALRMD   |                    |               |                   |                  |                 |            |  |  |  |
|              |  |                    |               |                   |                  |                 |            |  |  |  |
|              | 01 = ALRMH   |                    |               |                   |                  |                 |            |  |  |  |
|              | 01 = ALRMH<br>00 = ALRMS   |                    |               |                   |                  |                 |            |  |  |  |
| bit 7-0      | 00 = ALRMS   | EC                 | Counter Valu  | e bits            |                  |                 |            |  |  |  |
| bit 7-0      | 00 = ALRMS<br>ARPT<7:0>:   | EC<br>Alarm Repeat |               |                   |                  |                 |            |  |  |  |
| bit 7-0      | 00 = ALRMS<br>ARPT<7:0>:   | EC                 |               |                   |                  |                 |            |  |  |  |
| bit 7-0      | 00 = ALRMS<br>ARPT<7:0>:   | EC<br>Alarm Repeat |               |                   |                  |                 |            |  |  |  |
| bit 7-0      | 00 = ALRMS<br>ARPT<7:0>:<br>11111111 =<br>•  | EC<br>Alarm Repeat | at 255 more   |                   |                  |                 |            |  |  |  |

# **REGISTER 22-4: RTCVAL (WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER<sup>(1)</sup>**

| U-0             | U-0   | U-0              | U-0   | U-0                                       | U-0   | U-0   | U-0   |  |
|-----------------|-------|------------------|-------|---|-------|-------|-------|--|
| _               |       | _                |       | —   | —     | —     | —     |  |
| bit 15          |       |                  |       |   |       |       | bit 8 |  |
|                 |       |                  |       |   |       |       |       |  |
| R/W-x           | R/W-x | R/W-x            | R/W-x | R/W-x                                     | R/W-x | R/W-x | R/W-x |  |
|                 | YRTEN | <3:0>            |       | YRONE<3:0>                                |       |       |       |  |
| bit 7           |       |                  |       |   |       |       | bit 0 |  |
|                 |       |                  |       |   |       |       |       |  |
| Legend:         |       |                  |       |   |       |       |       |  |
| R = Readable b  | oit   | W = Writable B   | oit   | U = Unimplemented bit, read as '0'        |       |       |       |  |
| -n = Value at P | OR    | '1' = Bit is set |       | '0' = Bit is cleared $x = Bit is unknown$ |       |       |       |  |

| bit 15-8 | Unimplemented: Read as '0'  |
|----------|---|
| bit 7-4  | YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit; contains a value from 0 to 9 |
| bit 3-0  | YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; contains a value from 0 to 9 |

**Note 1:** A write to the YEAR register is only allowed when RTCWREN = 1.

# REGISTER 22-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

| U-0    | U-0 | U-0 | R-x     | R-x         | R-x | R-x | R-x   |
|--------|-----|-----|---------|-------------|-----|-----|-------|
| —      | —   | —   | MTHTEN0 | MTHONE<3:0> |     |     |       |
| bit 15 |     |     |         |             |     |     | bit 8 |

| U-0   | U-0 | R/W-x       | R/W-x | R/W-x       | R/W-x | R/W-x | R/W-x |
|-------|-----|-------------|-------|-------------|-------|-------|-------|
| —     | —   | DAYTEN<1:0> |       | DAYONE<3:0> |       |       |       |
| bit 7 |     |             |       |             |       |       | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 15-13 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 12    | MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1       |
| bit 11-8  | MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9 |
| bit 7-6   | Unimplemented: Read as '0'  |
| bit 5-4   | DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3   |
| bit 3-0   | DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9   |
|           |   |

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

# REGISTER 22-6: RTCVAL (WHEN RTCPTR<1:0> = 01): WKDYHR: WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>

| bit 15 |     |     |     |     |       |           | bit 8 |
|--------|-----|-----|-----|-----|-------|-----------|-------|
|        |     | _   | _   | —   |       | WDAY<2:0> |       |
| U-0    | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x     | R/W-x |

| U-0   | U-0 | R/W-x      | R/W-x | R/W-x      | R/W-x | R/W-x | R/W-x |
|-------|-----|------------|-------|------------|-------|-------|-------|
| —     | —   | HRTEN<1:0> |       | HRONE<3:0> |       |       |       |
| bit 7 |     |            |       |            |       |       | bit 0 |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | t, read as '0'     |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

| bit 15-11 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 10-8  | WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6      |
| bit 7-6   | Unimplemented: Read as '0'  |
| bit 5-4   | HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2 |
| bit 3-0   | HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9 |
|           |   |

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

#### **REGISTER 22-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER**

|        |       | OFOTEN A    |       |       | 05001 |         |       |
|--------|-------|-------------|-------|-------|-------|---------|-------|
| U-0    | R/W-x | R/W-x       | R/W-x | R/W-x | R/W-x | R/W-x   | R/W-x |
| bit 15 |       |             |       |       |       |         | bit 8 |
| _      |       | MINTEN<2:0> |       |       | MINON | IE<3:0> |       |
| U-0    | R/W-x | R/W-x       | R/W-x | R/W-x | R/W-x | R/W-x   | R/W-x |

| —     | SECTEN<2:0> | SECONE<3:0> |  |  |
|-------|-------------|-------------|--|--|
| bit 7 |             | bit 0       |  |  |
|       |             |             |  |  |

| Legend:           |                  |                                    |                    |  |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |                    |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |  |

| bit 15    | Unimplemented: Read as '0'   |
|-----------|--|
| bit 14-12 | MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5 |
| bit 11-8  | MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9 |
| bit 7     | Unimplemented: Read as '0'   |
| bit 6-4   | SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5 |
| bit 3-0   | SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9 |

# **REGISTER 22-8:** ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

| U-0     | U-0      | U-0   | R/W-x   | R/W-x | R/W-x | R/W-x   | R/W-x |
|---------|----------|-------|---------|-------|-------|---------|-------|
|         | —        | _     | MTHTEN0 |       | MTHON | IE<3:0> |       |
| bit 15  |          |       | · · ·   |       |       |         | bit 8 |
|         |          |       |         |       |       |         |       |
| U-0     | U-0      | R/W-x | R/W-x   | R/W-x | R/W-x | R/W-x   | R/W-x |
| —       | —        | DAYTE | N<1:0>  |       | DAYON | IE<3:0> |       |
| bit 7   | <u>.</u> |       |         |       |       |         | bit 0 |
|         |          |       |         |       |       |         |       |
| Legend: |          |       |         |       |       |         |       |

| Legenu.           |                  |                                    |                    |  |  |
|-------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |                    |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |  |  |

| bit 15-13 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 12    | MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1       |
| bit 11-8  | MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9 |
| bit 7-6   | Unimplemented: Read as '0'  |
| bit 5-4   | DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3   |
| bit 3-0   | DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9   |

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# REGISTER 22-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>

| U-0    | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x |
|--------|-----|-----|-----|-----|-------|-------|-------|
| —      | _   | _   |     | —   | WDAY2 | WDAY1 | WDAY0 |
| bit 15 |     |     |     |     |       |       | bit 8 |

| U-0   | U-0 | R/W-x      | R/W-x | R/W-x | R/W-x | R/W-x  | R/W-x |
|-------|-----|------------|-------|-------|-------|--------|-------|
| —     | —   | HRTEN<1:0> |       |       | HRON  | E<3:0> |       |
| bit 7 |     |            |       |       |       |        | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | as '0'             |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 15-11 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 10-8  | WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6      |
| bit 7-6   | Unimplemented: Read as '0'  |
| bit 5-4   | HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2 |
| bit 3-0   | HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9 |
|           |   |

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# REGISTER 22-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

| U-0                                | R/W-x       | R/W-x             | R/W-x            | R/W-x           | R/W-x | R/W-x   | R/W-x |
|------------------------------------|-------------|-------------------|------------------|-----------------|-------|---------|-------|
| _                                  |             | MINTEN<2:0>       |                  |                 | MINON | IE<3:0> |       |
| bit 15                             |             |                   |                  |                 |       |         | bit 8 |
| U-0                                | R/W-x       | R/W-x             | R/W-x            | R/W-x           | R/W-x | R/W-x   | R/W-x |
|                                    | SECTEN<2:0> |                   |                  |                 | SECON | NE<3:0> |       |
| bit 7                              |             |                   |                  |                 |       |         | bit 0 |
|                                    |             |                   |                  |                 |       |         |       |
| Legend:                            |             |                   |                  |                 |       |         |       |
| R = Readable bit W = Writable bit  |             | U = Unimplen      | nented bit, read | d as '0'        |       |         |       |
| -n = Value at POR '1' = Bit is set |             | '0' = Bit is clea | ared             | x = Bit is unkr | nown  |         |       |

bit 15 Unimplemented: Read as '0'

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5

bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

# 23.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

- **Note 1:** This data sheet summarizes the features the PIC24HJ32GP302/304, of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The programmable CRC generator offers the following features:

- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

## 23.1 Overview

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR bits (X<15:1>) and the CRCCON bits (PLEN<3:0>), respectively.

#### EQUATION 23-1: CRC EQUATION

$$x^{16} + x^{12} + x^5 + 1$$


To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 23-1.

| TABLE 23-1: | EXAMPLE CRC SETUP |
|-------------|-------------------|
|-------------|-------------------|


| Bit Name Bit Value |                |  |  |
|--------------------|----------------|--|--|
| PLEN<3:0>          | 1111           |  |  |
| X<15:1>            | 00010000010000 |  |  |

For the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the CRC equation. The 0th bit required by the CRC equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0th bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 23-2.



# FIGURE 23-1: CRC SHIFTER DETAILS



## FIGURE 23-2: CRC GENERATOR RECONFIGURED FOR $x^{16} + x^{12} + x^5 + 1$

#### 23.2 User Interface

#### 23.2.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (PLEN<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

```
data[5:0] = crc_input[5:0]
data[7:6] = `bxx
```

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (VWORD<4:0>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN + 1) \* VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD<4:0> bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO.

To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 23.2.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

#### 23.2.2 INTERRUPT OPERATION

When the VWORD<4:0> bits make a transition from a value of '1' to '0', an interrupt will be generated.

#### 23.3 Operation in Power-Saving Modes

#### 23.3.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

#### 23.3.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

### 23.4 Registers

The CRC module provides the following registers:

- CRC Control Register
- CRC XOR Polynomial Register

#### REGISTER 23-1: CRCCON: CRC CONTROL REGISTER

| U-0    | U-0 | R/W-0 | R-0 | R-0 | R-0        | R-0 | R-0   |
|--------|-----|-------|-----|-----|------------|-----|-------|
| _      | —   | CSIDL |     |     | VWORD<4:0> | >   |       |
| bit 15 |     |       |     |     |            |     | bit 8 |
|        |     |       |     |     |            |     |       |
| DО     |     | 11.0  |     |     |            |     |       |

| R-0    | R-1    | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|--------|-----|-------|-------|-------|-------|-------|
| CRCFUL | CRCMPT | —   | CRCGO |       | PLEN  | <3:0> |       |
| bit 7  |        |     |       |       |       |       | bit 0 |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0'   |
|-----------|--|
| bit 13    | CSIDL: CRC Stop in Idle Mode bit   |
|           | <ul><li>1 = Discontinue module operation when device enters Idle mode</li><li>0 = Continue module operation in Idle mode</li></ul>                           |
| bit 12-8  | VWORD<4:0>: Pointer Value bits   |
|           | Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<3:0> is greater than 7, or 16 when PLEN<3:0> is less than or equal to 7. |
| bit 7     | CRCFUL: FIFO Full bit  |
|           | 1 = FIFO is full   |
|           | 0 = FIFO is not full   |
| bit 6     | CRCMPT: FIFO Empty Bit   |
|           | 1 = FIFO is empty  |
|           | 0 = FIFO is not empty  |
| bit 5     | Unimplemented: Read as '0'   |
| bit 4     | CRCGO: Start CRC bit   |
|           | 1 = Start CRC serial shifter   |
|           | 0 = Turn off CRC serial shifter after FIFO is empty  |
| bit 3-0   | PLEN<3:0>: Polynomial Length bits  |
|           | Denotes the length of the polynomial to be generated minus 1.  |
|           |  |

## REGISTER 23-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER

|                      | D 444 0 | DAM 0            |                  |                      |                                    |                    | D 44/ 0 |  |  |
|----------------------|---------|------------------|------------------|----------------------|------------------------------------|--------------------|---------|--|--|
| R/W-0                | R/W-0   | R/W-0            | R/W-0            | R/W-0                | R/W-0                              | R/W-0              | R/W-0   |  |  |
|                      |         |                  | Х<               | 15:8>                |                                    |                    |         |  |  |
| bit 15               |         |                  |                  |                      |                                    |                    | bit 8   |  |  |
| R/W-0                | R/W-0   | R/W-0            | R/W-0            | R/W-0                | R/W-0                              | R/W-0              | U-0     |  |  |
|                      |         |                  | X<7:1>           |                      |                                    |                    | _       |  |  |
| bit 7                |         |                  |                  |                      |                                    |                    | bit C   |  |  |
| Legend:              |         |                  |                  |                      |                                    |                    |         |  |  |
| R = Readable bit W = |         | W = Writable     | V = Writable bit |                      | U = Unimplemented bit, read as '0' |                    |         |  |  |
| -n = Value at POR    |         | '1' = Bit is set |                  | '0' = Bit is cleared |                                    | x = Bit is unknown |         |  |  |

bit 15-1 X<15:1>: XOR of Polynomial Term X<sup>n</sup> Enable bits

bit 0 Unimplemented: Read as '0'

# 24.0 PARALLEL MASTER PORT (PMP)

Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 35. "Parallel Master Port (PMP)" (DS70299) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com). 2: Some registers and associated bits described in this section may not be available on all devices. Refer to

Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory

### FIGURE 24-1: PMP MODULE OVERVIEW

devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:

- Fully Multiplexed Address/Data Mode
- Demultiplexed or Partially Multiplexed Address/ Data Mode:
  - Up to 11 address lines with single Chip Select
  - Up to 12 address lines without Chip Select
- Single Chip Select Line
- Programmable Strobe Options:
  - Individual Read and Write Strobes or;
  - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
  - Address Support
  - 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- Selectable Input Voltage Levels



| R/W-0                                       | U-0  | R/W-0  | R/W-0   | R/W-0                | R/W-0  | R/W-0  | R/W-0  |  |  |  |  |
|---|--|--|---|----------------------|--------|--------|--------|--|--|--|--|
| PMPEN                                       | _  | PSIDL  | ADRMUX1   | ADRMUX0              | PTBEEN | PTWREN | PTRDEN |  |  |  |  |
| bit 15                                      |  |  |   |                      |        |        | bit    |  |  |  |  |
| R/W-0                                       | R/W-0  | R/W-0 <sup>(1)</sup>   | U-0   | R/W-0 <sup>(1)</sup> | R/W-0  | R/W-0  | R/W-0  |  |  |  |  |
| CSF1  | CSF0   | ALP  |   | CS1P                 | BEP    | WRSP   | RDSP   |  |  |  |  |
| bit 7                                       | ł  | 1  |   | · · · · · ·          |        |        | bit    |  |  |  |  |
| Legend:                                     |  |  |   |                      |        |        |        |  |  |  |  |
| R = Readable bit $W = Writ$                 |  | W = Writable   | ritable bit U = Unimplemented bit, read as '0'  |                      |        |        |        |  |  |  |  |
| -n = Value at POR                           |  | $(1)^{2} = Bit is set$ $(0)^{2} = Bit is cleared$ $x = Bit is unknown$   |   |                      |        |        | nown   |  |  |  |  |
| bit 15                                      | PMPEN: Par   | allel Master Po  | rt Enable bit   |                      |        |        |        |  |  |  |  |
|   | 1 = PMP enabled  |  |   |                      |        |        |        |  |  |  |  |
|   | 0 = PMP disabled, no off-chip access performed   |  |   |                      |        |        |        |  |  |  |  |
| bit 14                                      | -  | nted: Read as  |   |                      |        |        |        |  |  |  |  |
| bit 13                                      | PSIDL: Stop in Idle Mode bit   |  |   |                      |        |        |        |  |  |  |  |
|   | <ul> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>  |  |   |                      |        |        |        |  |  |  |  |
| bit 12-11                                   | ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits <sup>(1)</sup>   |  |   |                      |        |        |        |  |  |  |  |
|   | 11 = Reserved  |  |   |                      |        |        |        |  |  |  |  |
|   | 10 = All 16 bits of address are multiplexed on PMD<7:0> pins   |  |   |                      |        |        |        |  |  |  |  |
|   | 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed o  |  |   |                      |        |        |        |  |  |  |  |
|   | PMA<10:8><br>00 = Address and data appear on separate pins   |  |   |                      |        |        |        |  |  |  |  |
| bit 10                                      | <b>PTBEEN:</b> Byte Enable Port Enable bit (16-bit Master mode)  |  |   |                      |        |        |        |  |  |  |  |
|   | 1 = PMBE port enabled  |  |   |                      |        |        |        |  |  |  |  |
|   | 1 = PMBE pc  | ort enabled  |   | -bit Master mo       | de)    |        |        |  |  |  |  |
|   | 1 = PMBE po<br>0 = PMBE po   |  |   | -bit Master mo       | de)    |        |        |  |  |  |  |
| bit 9                                       | 0 = PMBE pc  |  |   |                      | de)    |        |        |  |  |  |  |
| bit 9                                       | 0 = PMBE pc<br><b>PTWREN:</b> W<br>1 = PMWR/F  | ort disabled<br>/rite Enable Str<br>PMENB port er  | obe Port Enab<br>abled  |                      | de)    |        |        |  |  |  |  |
|   | 0 = PMBE pc<br><b>PTWREN:</b> W<br>1 = PMWR/F<br>0 = PMWR/F  | ort disabled<br>/rite Enable Str<br>PMENB port er<br>PMENB port dis  | obe Port Enab<br>abled<br>sabled  | le bit               | de)    |        |        |  |  |  |  |
|   | 0 = PMBE pc<br><b>PTWREN:</b> W<br>1 = PMWR/F<br>0 = PMWR/F<br><b>PTRDEN:</b> Re   | ort disabled<br>/rite Enable Str<br>PMENB port er<br>PMENB port dis<br>ead/Write Strob   | obe Port Enab<br>abled<br>sabled<br>e Port Enable   | le bit               | de)    |        |        |  |  |  |  |
|   | 0 = PMBE pc<br><b>PTWREN:</b> W<br>1 = PMWR/F<br>0 = PMWR/F<br><b>PTRDEN:</b> Re<br>1 = PMRD/P   | ort disabled<br>/rite Enable Str<br>PMENB port er<br>PMENB port dis  | obe Port Enab<br>abled<br>sabled<br>e Port Enable<br>bled   | le bit               | de)    |        |        |  |  |  |  |
| bit 9<br>bit 8<br>bit 7-6                   | 0 = PMBE pc<br><b>PTWREN:</b> W<br>1 = PMWR/F<br>0 = PMWR/F<br><b>PTRDEN:</b> Re<br>1 = PMRD/P<br>0 = PMRD/P   | ort disabled<br>Irite Enable Str<br>PMENB port er<br>PMENB port dis<br>ead/Write Strob<br><u>PMWR</u> port ena   | obe Port Enab<br>abled<br>sabled<br>e Port Enable<br>bled<br>abled  | le bit               | de)    |        |        |  |  |  |  |
| bit 8                                       | 0 = PMBE pc<br>PTWREN: W<br>1 = PMWR/F<br>0 = PMWR/F<br>PTRDEN: Re<br>1 = PMRD/P<br>0 = PMRD/P<br>CSF1:CSF0:<br>11 = Reserve   | ort disabled<br>(rite Enable Str<br>PMENB port en<br>PMENB port dis<br>ead/Write Strob<br><u>PMWR</u> port ena<br>PMWR port disa<br>Chip Select Freed  | obe Port Enab<br>abled<br>sabled<br>e Port Enable<br>bled<br>abled<br>unction bits  | le bit               | de)    |        |        |  |  |  |  |
| bit 8                                       | 0 = PMBE pc<br>PTWREN: W<br>1 = PMWR/F<br>0 = PMWR/F<br>PTRDEN: Re<br>1 = PMRD/P<br>0 = PMRD/P<br>CSF1:CSF0:<br>11 = Reserve<br>10 = PMCS1   | ort disabled<br>(rite Enable Str<br>PMENB port en<br>PMENB port dis<br>ead/Write Strob<br>(MWR port ena<br>PMWR port disa<br>Chip Select Fr<br>ed<br>functions as c  | obe Port Enab<br>abled<br>sabled<br>e Port Enable<br>bled<br>abled<br>unction bits  | le bit               | de)    |        |        |  |  |  |  |
| bit 8<br>bit 7-6                            | 0 = PMBE pc<br>PTWREN: W<br>1 = PMWR/F<br>0 = PMWR/F<br>PTRDEN: Re<br>1 = PMRD/P<br>0 = PMRD/P<br>CSF1:CSF0:<br>11 = Reserve<br>10 = PMCS1<br>0x = PMCS1   | ort disabled<br>(rite Enable Str<br>PMENB port en<br>PMENB port dis<br>ead/Write Strob<br><u>MWR</u> port ena<br><u>MWR</u> port disa<br>Chip Select Fr<br>ed<br>functions as c<br>functions as a  | obe Port Enab<br>abled<br>sabled<br>bled<br>abled<br>unction bits<br>hip select<br>ddress bit 14  | le bit               | de)    |        |        |  |  |  |  |
| bit 8<br>bit 7-6                            | 0 = PMBE pc<br>PTWREN: W<br>1 = PMWR/F<br>0 = PMWR/F<br>PTRDEN: Re<br>1 = PMRD/P<br>0 = PMRD/P<br>CSF1:CSF0:<br>11 = Reserve<br>10 = PMCS1<br>0x = PMCS1<br>ALP: Addres  | ort disabled<br>(rite Enable Str<br>PMENB port en<br>PMENB port dis<br>ead/Write Strob<br><u>MWR</u> port ena<br><u>MWR</u> port disa<br>Chip Select Fre<br>ed<br>functions as c<br>functions as a<br>s Latch Polarit  | obe Port Enab<br>abled<br>sabled<br>bled<br>abled<br>unction bits<br>hip select<br>ddress bit 14<br>y bit <sup>(1)</sup>  | le bit               | de)    |        |        |  |  |  |  |
| bit 8<br>bit 7-6                            | 0 = PMBE pc<br>PTWREN: W<br>1 = PMWR/F<br>0 = PMWR/F<br>PTRDEN: Re<br>1 = PMRD/P<br>0 = PMRD/P<br>CSF1:CSF0:<br>11 = Reserve<br>10 = PMCS1<br>0x = PMCS1<br>0x = PMCS1<br>1 = Active-hi  | ort disabled<br>(rite Enable Str<br>PMENB port en<br>PMENB port dis<br>ead/Write Strob<br><u>MWR</u> port ena<br><u>MWR</u> port disa<br>Chip Select Fr<br>ed<br>functions as c<br>functions as a  | obe Port Enab<br>abled<br>sabled<br>bled<br>abled<br>unction bits<br>hip select<br>ddress bit 14<br>y bit <sup>(1)</sup><br>d PMALH)  | le bit               | de)    |        |        |  |  |  |  |
| bit 8<br>bit 7-6<br>bit 5                   | 0 = PMBE pc<br>PTWREN: W<br>1 = PMWR/F<br>0 = PMWR/F<br>PTRDEN: Re<br>1 = PMRD/P<br>0 = PMRD/P<br>CSF1:CSF0:<br>11 = Reserve<br>10 = PMCS1<br>0x = PMCS1<br>0x = PMCS1<br>ALP: Address<br>1 = Active-hi<br>0 = Active-lo   | ort disabled<br>(rite Enable Str<br>PMENB port en<br>PMENB port dis<br>ead/Write Strob<br><u>MWR</u> port ena<br><u>MWR</u> port disa<br>Chip Select Fre<br>ed<br>functions as c<br>functions as a<br>s Latch Polarity<br>gh (PMALL an   | obe Port Enab<br>abled<br>e Port Enable<br>bled<br>unction bits<br>hip select<br>ddress bit 14<br>y bit <sup>(1)</sup><br>d PMALH)  | le bit               | de)    |        |        |  |  |  |  |
| bit 8                                       | 0 = PMBE pc<br>PTWREN: W<br>1 = PMWR/F<br>0 = PMWR/F<br>PTRDEN: Re<br>1 = PMRD/P<br>0 = PMRD/P<br>CSF1:CSF0:<br>11 = Reserve<br>10 = PMCS1<br>0x = PMCS1<br>ALP: Address<br>1 = Active-hi<br>0 = Active-lo   | ort disabled<br>(rite Enable Str<br>PMENB port en<br>PMENB port disa<br>ead/Write Strob<br><u>MWR</u> port ena<br>MWR port disa<br>MWR port disa<br>Chip Select Fr<br>ed<br>functions as a<br>s Latch Polarity<br>gh (PMALL and<br>w (PMALL and  | obe Port Enabled<br>sabled<br>e Port Enable<br>bled<br>unction bits<br>hip select<br>ddress bit 14<br>/ bit <sup>(1)</sup><br>d PMALH)<br>I PMALH)  | le bit               | de)    |        |        |  |  |  |  |
| bit 8<br>bit 7-6<br>bit 5<br>bit 4          | 0 = PMBE pc<br>PTWREN: W<br>1 = PMWR/F<br>0 = PMWR/F<br>PTRDEN: Re<br>1 = PMRD/P<br>0 = PMRD/P<br>CSF1:CSF0:<br>11 = Reserve<br>10 = PMCS1<br>0x = PMCS1<br>0x = PMCS1<br>0x = Active-hi<br>0 = Active-lo<br>Unimplement<br>CS1P: Chip S<br>1 = Active-hi                  | ort disabled<br>(rite Enable Str<br>PMENB port en<br>PMENB port disa<br>ead/Write Strob<br>PMWR port ena<br>PMWR port ena<br>PMWR port disa<br>Chip Select Fr<br>ed<br>functions as a<br>s Latch Polarity<br>gh (PMALL and<br>w (PMALL and<br>ted: Read as<br>Select 1 Polarity<br>gh (PMCS1/PI) | bbe Port Enab<br>abled<br>sabled<br>e Port Enable<br>bled<br>abled<br>unction bits<br>hip select<br>ddress bit 14<br>y bit <sup>(1)</sup><br>d PMALH)<br>0'<br>y bit <sup>(1)</sup><br>0'<br>y bit <sup>(1)</sup> | le bit               | de)    |        |        |  |  |  |  |
| bit 8<br>bit 7-6<br>bit 5<br>bit 4<br>bit 3 | 0 = PMBE pc<br>PTWREN: W<br>1 = PMWR/F<br>0 = PMWR/F<br>PTRDEN: Re<br>1 = PMRD/P<br>0 = PMRD/P<br>CSF1:CSF0:<br>11 = Reserve<br>10 = PMCS1<br>0x = PMCS1<br>0x = PMCS1<br>ALP: Addres<br>1 = Active-hi<br>0 = Active-hi<br>0 = Active-hi<br>0 = Active-hi<br>0 = Active-hi | ort disabled<br>(rite Enable Str.<br>PMENB port en<br>PMENB port disabled<br>(Write Strob<br>MWR port ena<br>MWR port ena<br>MWR port disabled<br>(PMCS 1/PM<br>W (PMCS 1/PM<br>W (PMCS 1/PM   | obe Port Enabled<br>sabled<br>e Port Enable<br>bled<br>unction bits<br>hip select<br>ddress bit 14<br>y bit <sup>(1)</sup><br>d PMALH)<br>0'<br>y bit <sup>(1)</sup><br><u>ACS</u> 1)<br>CS1)                     | le bit               | de)    |        |        |  |  |  |  |
| bit 8<br>bit 7-6<br>bit 5<br>bit 4          | 0 = PMBE pc<br>PTWREN: W<br>1 = PMWR/F<br>0 = PMWR/F<br>PTRDEN: Re<br>1 = PMRD/P<br>0 = PMRD/P<br>CSF1:CSF0:<br>11 = Reserve<br>10 = PMCS1<br>0x = PMCS1<br>0x = PMCS1<br>ALP: Addres<br>1 = Active-hi<br>0 = Active-lo<br>BEP: Byte En                                    | ort disabled<br>(rite Enable Str<br>PMENB port er<br>PMENB port dis<br>ead/Write Strob<br>PMWR port ena<br>PMWR port ena<br>PMWR port disa<br>Chip Select Fr<br>ed<br>functions as a<br>s Latch Polarity<br>gh (PMALL and<br>w (PMALL and<br>ted: Read as<br>Select 1 Polarity<br>gh (PMCS1/PI)  | obe Port Enabled<br>sabled<br>e Port Enable<br>bled<br>unction bits<br>hip select<br>ddress bit 14<br>/ bit <sup>(1)</sup><br>d PMALH)<br>0'<br>y bit <sup>(1)</sup><br><u>ACS1</u> )<br>it                       | le bit               | de)    |        |        |  |  |  |  |

Note 1: These bits have no effect when their corresponding pins are used as address lines.

# REGISTER 24-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

| bit 1 | WRSP: Write Strobe Polarity bit   |
|-------|---|
|       | For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):   |
|       | <ul> <li>1 = Write strobe active-high (PMWR)</li> <li>0 = Write strobe active-low (PMWR)</li> </ul>                     |
|       | For Master mode 1 (PMMODE<9:8> = 11):   |
|       | <ul><li>1 = Enable strobe active-high (PMENB)</li><li>0 = Enable strobe active-low (PMENB)</li></ul>                    |
| bit 0 | RDSP: Read Strobe Polarity bit  |
|       | For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):   |
|       | 1 = Read strobe active-high (PMRD)  |
|       | 0 = Read strobe active-low (PMRD)   |
|       | For Master mode 1 (PMMODE<9:8> = 11):   |
|       | <ul> <li>1 = Read/write strobe active-high (PMRD/PMWR)</li> <li>0 = Read/write strobe active-low (PMRD/PMWR)</li> </ul> |

Note 1: These bits have no effect when their corresponding pins are used as address lines.

| R/W-0<br>ODE<1:0><br>bit<br>R/W-0<br>ITE<1:0> <sup>(1)</sup><br>bit |
|---|
| bit<br>R/W-0<br>ITE<1:0> <sup>(1)</sup><br>bit                      |
| R/W-0<br>ITE<1:0> <sup>(1)</sup><br>bit                             |
| ITE<1:0> <sup>(1)</sup><br>bit                                      |
| bit   |
|   |
| ınknown   |
| ınknown   |
| unknown   |
|   |
|   |
|   |
|   |
|   |
| ffered PSP mode<br>e only)  |
|   |
|   |
|   |
|   |
|   |
|   |
| two 8-bit transfe<br>ne 8-bit transfer                              |
|   |
| 0<7:0>)   |
| <1:0>)  |
| <7:0>)  |
| - /   |
|   |
|   |
|   |
|   |
|   |
|   |
|   |
|   |
|   |
|   |
|   |
|   |
|   |
|   |

# Register 24-2: PMMODE: PARALLEL PORT MODE REGISTER

**Note 1:** WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

### REGISTER 24-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0   | R/W-0 | R/W-0 |
|--------|-------|-------|-------|-------|---------|-------|-------|
| ADDR15 | CS1   |       |       | ADDF  | R<13:8> |       |       |
| bit 15 |       |       |       |       |         |       | bit 8 |
|        |       |       |       |       |         |       |       |

| R/W-0       | R/W-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0 | R/W-0 | R/W-0 |
|-------------|-------|-------|-------|--------|-------|-------|-------|
|             |       |       | ADDR  | R<7:0> |       |       |       |
| bit 7 bit 0 |       |       |       |        |       |       |       |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | read as '0'        |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

| bit 15   | ADDR15: Parallel Port Destination Address bits                                      |
|----------|---|
| bit 14   | CS1: Chip Select 1 bit  |
|          | <ul><li>1 = Chip select 1 is active</li><li>0 = Chip select 1 is inactive</li></ul> |
| bit 13-0 | ADDR13:ADDR0: Parallel Port Destination Address bits                                |

### REGISTER 24-4: PMAEN: PARALLEL PORT ENABLE REGISTER

| U-0    | R/W-0  | U-0 | U-0 | U-0 | R/W-0 | R/W-0                     | R/W-0 |
|--------|--------|-----|-----|-----|-------|---------------------------|-------|
| —      | PTEN14 | —   | —   | —   | I     | PTEN<10:8> <sup>(1)</sup> |       |
| bit 15 |        |     |     |     |       |                           | bit 8 |

| R/W-0                    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0  |
|--------------------------|-------|-------|-------|-------|-------|-------|--------|
| PTEN<7:2> <sup>(1)</sup> |       |       |       |       |       | PTEN  | l<1:0> |
| bit 7                    |       |       |       |       |       | bit 0 |        |

| Legend:   |   |  |                           |                    |
|---|---|--|---------------------------|--------------------|
| R = Readable bit<br>-n = Value at POR   |   | W = Writable bit   | U = Unimplemented bit,    | read as '0'        |
|   |   | '1' = Bit is set   | '0' = Bit is cleared      | x = Bit is unknown |
| bit 15  | Unimple   | mented: Read as '0'  |                           |                    |
| bit 14 <b>PTEN14:</b> PMCS1 Strobe Enable bit   |   |  |                           |                    |
|   |   | 14 functions as either PMA<br>14 pin functions as port I/O | <14> bit or PMCS1         |                    |
| bit 13-11   | Unimplemented: Read as '0'  |  |                           |                    |
| bit 10-2  | •<br>PTEN<10:2>: PMP Address Port Enable bits <sup>(1)</sup>  |  |                           |                    |
|   | <ul> <li>1 = PMA&lt;10:2&gt; function as PMP address lines</li> <li>0 = PMA&lt;10:2&gt; function as port I/O</li> </ul> |  |                           |                    |
| bit 1-0 <b>PTEN&lt;1:0&gt;:</b> PMALH/PMALL Strobe Ena<br>1 = PMA1 and PMA0 function as either F<br>0 = PMA1 and PMA0 pads functions as p |   |  | her PMA<1:0> or PMALH and | PMALL              |

Note 1: Devices with 28 pins do not have PMA<10:2>.

| R-0              | R/W-0, HS   | U-0   | U-0   | R-0   | R-0             | R-0  | R-0   |  |  |  |  |
|------------------|---|---|---|---|-----------------|--|-------|--|--|--|--|
| IBF              | IBOV  | —   | _   | IB3F  | IB2F            | IB1F                                       | IB0F  |  |  |  |  |
| bit 15           |   |   |   |   |                 |  | bit 8 |  |  |  |  |
|                  |   |   |   |   |                 |  |       |  |  |  |  |
| R-1              | R/W-0, HS   | U-0   | U-0   | R-1   | R-1             | R-1  | R-1   |  |  |  |  |
| OBE              | OBUF  |   | —   | OB3E  | OB2E            | OB1E                                       | OB0E  |  |  |  |  |
| bit 7            |   |   |   |   |                 |  | bit ( |  |  |  |  |
| Legend:          | HS = Hardware Set bit   |   |   |   |                 |  |       |  |  |  |  |
| R = Readab       | le bit  | W = Writable b  | oit   | U = Unimplem                                  | ented bit, read | l as '0'                                   |       |  |  |  |  |
| -n = Value a     | t POR   | '1' = Bit is set  |   | '0' = Bit is clea                             | ared            | x = Bit is unkn                            | own   |  |  |  |  |
|                  |   |   |   |   |                 |  |       |  |  |  |  |
| bit 15           | IBF: Input Bu   | ffer Full Status b  | oit   |   |                 |  |       |  |  |  |  |
|                  |   | table input buffer registers are full   |   |   |                 |  |       |  |  |  |  |
|                  | 0 = Some or   | all of the writab   | le input buffe  | er registers are e                            | empty           |  |       |  |  |  |  |
| bit 14           | IBOV: Input E   | uffer Overflow  | Status bit  |   |                 |  |       |  |  |  |  |
|                  |   |   | nput byte reg   | ister occurred (                              | must be cleare  | d in software)                             |       |  |  |  |  |
|                  | 0 = No overfl   |   |   |   |                 |  |       |  |  |  |  |
| bit 13-12        | Unimplemen  | ted: Read as '0   | ,   |   |                 |  |       |  |  |  |  |
| bit 11-8         |   | out Buffer x Stat   |   |   |                 |  |       |  |  |  |  |
|                  | <ul> <li>1 = Input buffer contains data that has not been read (reading buffer will clear this bit)</li> <li>0 = Input buffer does not contain any unread data</li> </ul> |   |   |   |                 |  |       |  |  |  |  |
|                  | 0 = Input buf   | er does not cor   | ntain any unre  | ead data                                      |                 |  |       |  |  |  |  |
|                  | •   |   |   |   |                 | <b>OBE:</b> Output Buffer Empty Status bit |       |  |  |  |  |
| bit 7            | OBE: Output   |   |   |   |                 |  |       |  |  |  |  |
| bit 7            | <b>OBE:</b> Output<br>1 = All reada   | ble output buffe  | r registers ar  |   | o full          |  |       |  |  |  |  |
|                  | <b>OBE:</b> Output<br>1 = All reada<br>0 = Some or  | ble output buffe<br>all of the readal   | r registers ar<br>ble output bu   | ffer registers are                            | e full          |  |       |  |  |  |  |
| bit 7<br>bit 6   | <b>OBE:</b> Output<br>1 = All reada<br>0 = Some or<br><b>OBUF:</b> Output   | ble output buffe<br>all of the readal<br>t Buffer Underfl   | r registers ar<br>ble output bu<br>ow Status bit                                    | ffer registers are                            |                 | d in activity)                             |       |  |  |  |  |
|                  | OBE: Output<br>1 = All reada<br>0 = Some or<br>OBUF: Output<br>1 = A read of  | ble output buffe<br>all of the readal<br>t Buffer Underfl<br>ccurred from an  | r registers ar<br>ble output bu<br>ow Status bit                                    | ffer registers are                            |                 | ed in software)                            |       |  |  |  |  |
| bit 6            | OBE: Output<br>1 = All reada<br>0 = Some or<br>OBUF: Output<br>1 = A read or<br>0 = No under  | ble output buffe<br>all of the readal<br>t Buffer Underfl<br>ccurred from an<br>flow occurred   | r registers ar<br>ble output bu<br>ow Status bit<br>empty outpu                     | ffer registers are                            |                 | ed in software)                            |       |  |  |  |  |
| bit 6<br>bit 5-4 | OBE: Output<br>1 = All reada<br>0 = Some or<br>OBUF: Output<br>1 = A read or<br>0 = No under<br>Unimplemen  | ble output buffe<br>all of the readal<br>t Buffer Underfl<br>ccurred from an<br>flow occurred<br><b>ted:</b> Read as '0                     | r registers ar<br>ble output bu<br>ow Status bit<br>empty outpu<br>,                | ffer registers an<br>ts<br>ut byte register ( |                 | ed in software)                            |       |  |  |  |  |
| bit 6            | OBE: Output<br>1 = All reada<br>0 = Some or<br>OBUF: Output<br>1 = A read or<br>0 = No under<br>Unimplemen<br>OB3E:OB0E   | ble output buffe<br>all of the readal<br>it Buffer Underfl<br>ccurred from an<br>flow occurred<br><b>ted:</b> Read as '0<br>Output Buffer x | r registers ar<br>ble output bu<br>ow Status bit<br>empty outpu<br>,<br>Status Empt | ffer registers an<br>ts<br>ut byte register ( | must be cleare  | ed in software)                            |       |  |  |  |  |

| REGISTER 24-6: PA | ADCFG1: PAD CONFIGURATION CONTROL REGISTER |
|-------------------|--|
|-------------------|--|

| U-0                               | U-0 | U-0              | U-0 | U-0                                | U-0  | U-0                     | U-0    |
|-----------------------------------|-----|------------------|-----|------------------------------------|------|-------------------------|--------|
| —                                 | —   | _                | _   |                                    | —    | —                       | —      |
| bit 15                            |     |                  |     |                                    |      |                         | bit 8  |
|                                   |     |                  |     |                                    |      |                         |        |
| U-0                               | U-0 | U-0              | U-0 | U-0                                | U-0  | R/W-0                   | R/W-0  |
|                                   | —   | —                |     | _                                  |      | RTSECSEL <sup>(1)</sup> | PMPTTL |
| bit 7                             |     |                  |     |                                    |      |                         | bit 0  |
|                                   |     |                  |     |                                    |      |                         |        |
| Legend:                           |     |                  |     |                                    |      |                         |        |
| R = Readable bit W = Writable bit |     |                  | oit | U = Unimplemented bit, read as '0' |      |                         |        |
| -n = Value at POR                 |     | '1' = Bit is set |     | '0' = Bit is cle                   | ared | x = Bit is unkno        | wn     |
|                                   |     |                  |     |                                    |      |                         |        |

| bit 15-2 | Unimplemented: Read as '0' |
|----------|----------------------------|
|----------|----------------------------|

| bit 1 | RTSECSEL: RTCC Seconds Clock Output Select bit <sup>(1)</sup>   |  |  |  |  |
|-------|---|--|--|--|--|
|       | <ul><li>1 = RTCC seconds clock is selected for the RTCC pin</li><li>0 = RTCC alarm pulse is selected for the RTCC pin</li></ul> |  |  |  |  |
| bit 0 | PMPTTL: PMP Module TTL Input Buffer Select bit  |  |  |  |  |
|       | <ul><li>1 = PMP module uses TTL input buffers</li><li>0 = PMP module uses Schmitt Trigger input buffers</li></ul>               |  |  |  |  |

**Note 1:** To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) needs to be set.

NOTES:

# 25.0 SPECIAL FEATURES

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices include the following features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components:

- Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard<sup>™</sup> Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Emulation

# 25.1 Configuration Bits

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices provide nonvolatile memory implementation for device configuration bits. Refer to **Section 25.** "Device Configuration" (DS70194), in the "*dsPIC33F/PIC24H Family Reference Manual*" for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 25-1.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

The Device Configuration register map is shown in Table 25-1.

| Address  | Name               | Bit 7               | Bit 6               | Bit 5   | Bit 4  | Bit 3 | Bit 2    | Bit 1    | Bit 0   |
|----------|--------------------|---------------------|---------------------|---------|--------|-------|----------|----------|---------|
| 0xF80000 | FBS                | RBS<                | :1:0>               | _       | —      |       | BSS<2:0> |          | BWRP    |
| 0xF80002 | FSS <sup>(1)</sup> | RSS<                | :1:0>               | —       | _      |       | SSS<2:0> |          | SWRP    |
| 0xF80004 | FGS                | —                   | —                   | _       | —      |       | GSS<1    | :0>      | GWRP    |
| 0xF80006 | FOSCSEL            | IESO                | _                   | _       | _      | -     | FNC      | SC<2:0>  |         |
| 0xF80008 | FOSC               | FCKSN               | 1<1:0>              | IOL1WAY | —      | _     | OSCIOFNC | POSCM    | 1D<1:0> |
| 0xF8000A | FWDT               | FWDTEN              | WINDIS              | _       | WDTPRE |       | WDTPOST< | <3:0>    |         |
| 0xF8000C | FPOR               |                     | Reserved            | 2)      | ALTI2C | _     | FPW      | /RT<2:0> |         |
| 0xF8000E | FICD               | Reserv              | /ed <sup>(3)</sup>  | JTAGEN  | —      | _     | —        | ICS<     | :1:0>   |
| 0xF80010 | FUID0              |                     | User Unit ID Byte 0 |         |        |       |          |          |         |
| 0xF80012 | FUID1              | User Unit ID Byte 1 |                     |         |        |       |          |          |         |
| 0xF80014 | FUID2              | User Unit ID Byte 2 |                     |         |        |       |          |          |         |
| 0xF80016 | FUID3              | User Unit ID Byte 3 |                     |         |        |       |          |          |         |

### TABLE 25-1: DEVICE CONFIGURATION REGISTER MAP

**Legend:** — = unimplemented bit, read as '0'.

**Note 1:** This Configuration register is not available and reads as 0xFF on PIC24HJ32GP302/304 devices.

2: These bits are reserved and always read as '1'.

3: These bits are reserved for use by development tools and must be programmed as '1'.

| TABLE 25-2:             | PIC24H CONFIGURATION BITS DESCRIPTION |             |   |  |  |
|-------------------------|---------------------------------------|-------------|---|--|--|
| Bit Field               | Register                              | RTSP Effect | Description   |  |  |
| BWRP                    | FBS                                   | Immediate   | Boot Segment Program Flash Write Protection<br>1 = Boot segment can be written<br>0 = Boot segment is write-protected   |  |  |
| BSS<2:0>                | FBS                                   | Immediate   | Boot Segment Program Flash Code Protection Size<br>X11 = No Boot program Flash segment  |  |  |
|                         |                                       |             | Boot space is 1K Instruction Words (except interrupt vectors)<br>110 = Standard security; boot program Flash segment ends<br>at 0x0007FE<br>010 = High security; boot program Flash segment ends at<br>0x0007FE               |  |  |
|                         |                                       |             | Boot space is 4K Instruction Words (except interrupt vectors)<br>101 = Standard security; boot program Flash segment, ends<br>at 0x001FFE<br>001 = High security; boot program Flash segment ends at                          |  |  |
|                         |                                       |             | 0x001FFE  |  |  |
|                         |                                       |             | Boot space is 8K Instruction Words (except interrupt vectors)<br>100 = Standard security; boot program Flash segment ends<br>at 0x003FFE  |  |  |
|                         |                                       |             | 000 = High security; boot program Flash segment ends at<br>0x003FFE   |  |  |
| RBS<1:0> <sup>(1)</sup> | FBS                                   | Immediate   | Boot Segment RAM Code Protection Size<br>11 = No Boot RAM defined<br>10 = Boot RAM is 128 bytes<br>01 = Boot RAM is 256 bytes<br>00 = Boot RAM is 1024 bytes  |  |  |
| SWRP <sup>(1)</sup>     | FSS <sup>(1)</sup>                    | Immediate   | Secure Segment Program Flash Write-Protect bit<br>1 = Secure Segment can bet written<br>0 = Secure Segment is write-protected   |  |  |
| SSS<2:0> <sup>(1)</sup> | FSS <sup>(1)</sup>                    | Immediate   | Secure Segment Program Flash Code Protection Size<br>(Secure segment is not implemented on 32K devices)<br>X11 = No Secure program flash segment  |  |  |
|                         |                                       |             | Secure space is 4K IW less BS<br>110 = Standard security; secure program flash segment starts<br>at End of BS, ends at 0x001FFE<br>010 = High security; secure program flash segment starts at<br>End of BS, ends at 0x001FFE |  |  |
|                         |                                       |             | Secure space is 8K IW less BS<br>101 = Standard security; secure program flash segment starts<br>at End of BS, ends at 0x003FFE<br>001 = High security; secure program flash segment starts at<br>End of BS, ends at 0x003FFE |  |  |
|                         |                                       |             | Secure space is 16K IW less BS<br>100 = Standard security; secure program flash segment starts<br>at End of BS, ends at 007FFEh<br>000 = High security; secure program flash segment starts at<br>End of BS, ends at 0x007FFE |  |  |

# TABLE 25-2: PIC24H CONFIGURATION BITS DESCRIPTION

**Note 1:** This Configuration register is not available on PIC24HJ32GP302/304 devices.

| TARI E 25-2. | PIC24H CONFIGURATION BITS DESCRIPTION (CONTINUED) |
|--------------|---|
|              |   |

| Bit Field               | Register           | RTSP Effect   | Description   |
|-------------------------|--------------------|---|---|
| RSS<1:0> <sup>(1)</sup> | FSS <sup>(1)</sup> | Immediate   | Secure Segment RAM Code Protection<br>11 = No Secure RAM defined<br>10 = Secure RAM is 256 Bytes less BS RAM<br>01 = Secure RAM is 2048 Bytes less BS RAM<br>00 = Secure RAM is 4096 Bytes less BS RAM  |
| GSS<1:0>                | FGS                | Immediate   | General Segment Code-Protect bit<br>11 = User program memory is not code-protected<br>10 = Standard security<br>0x = High security  |
| GWRP                    | FGS                | Immediate   | General Segment Write-Protect bit<br>1 = User program memory is not write-protected<br>0 = User program memory is write-protected   |
| IESO                    | FOSCSEL            | Immediate   | <ul> <li>Two-speed Oscillator Start-up Enable bit</li> <li>1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready</li> <li>0 = Start-up device with user-selected oscillator source</li> </ul>   |
| FNOSC<2:0>              | FOSCSEL            | If clock switch is<br>enabled, RTSP<br>effect is on any<br>device Reset;<br>otherwise,<br>Immediate | Initial Oscillator Source Selection bits<br>111 = Internal Fast RC (FRC) oscillator with postscaler<br>110 = Internal Fast RC (FRC) oscillator with divide-by-16<br>101 = LPRC oscillator<br>100 = Secondary (LP) oscillator<br>011 = Primary (XT, HS, EC) oscillator with PLL<br>010 = Primary (XT, HS, EC) oscillator<br>001 = Internal Fast RC (FRC) oscillator with PLL<br>000 = FRC oscillator |
| FCKSM<1:0>              | FOSC               | Immediate   | Clock Switching Mode bits<br>1x = Clock switching is disabled, Fail-Safe Clock Monitor is<br>disabled<br>01 = Clock switching is enabled, Fail-Safe Clock Monitor is<br>disabled<br>00 = Clock switching is enabled, Fail-Safe Clock Monitor is<br>enabled  |
| IOL1WAY                 | FOSC               | Immediate   | Peripheral pin select configuration<br>1 = Allow only one reconfiguration<br>0 = Allow multiple reconfigurations  |
| OSCIOFNC                | FOSC               | Immediate   | OSC2 Pin Function bit (except in XT and HS modes)<br>1 = OSC2 is clock output<br>0 = OSC2 is general purpose digital I/O pin  |
| POSCMD<1:0>             | FOSC               | Immediate   | Primary Oscillator Mode Select bits<br>11 = Primary oscillator disabled<br>10 = HS Crystal Oscillator mode<br>01 = XT Crystal Oscillator mode<br>00 = EC (External Clock) mode  |
| FWDTEN                  | FWDT               | Immediate   | <ul> <li>Watchdog Timer Enable bit</li> <li>1 = Watchdog Timer always enabled (LPRC oscillator cannot<br/>be disabled. Clearing the SWDTEN bit in the RCON register<br/>has no effect.)</li> <li>0 = Watchdog Timer enabled/disabled by user software<br/>(LPRC can be disabled by clearing the SWDTEN bit in the<br/>RCON register)</li> </ul>   |
| WINDIS                  | FWDT               | Immediate   | Watchdog Timer Window Enable bit<br>1 = Watchdog Timer in Non-Window mode<br>0 = Watchdog Timer in Window mode  |

Note 1: This Configuration register is not available on PIC24HJ32GP302/304 devices.

| Bit Field    | Register RTSP Effect |           | Description   |  |  |
|--------------|----------------------|-----------|---|--|--|
| WDTPRE       | FWDT                 | Immediate | Watchdog Timer Prescaler bit<br>1 = 1:128<br>0 = 1:32   |  |  |
| WDTPOST<3:0> | FWDT                 | Immediate | Watchdog Timer Postscaler bits<br>1111 = 1:32,768<br>1110 = 1:16,384<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•   |  |  |
| FPWRT<2:0>   | FPOR                 | Immediate | Power-on Reset Timer Value Select bits<br>111 = PWRT = 128 ms<br>110 = PWRT = 64 ms<br>101 = PWRT = 32 ms<br>100 = PWRT = 16 ms<br>011 = PWRT = 8 ms<br>010 = PWRT = 4 ms<br>001 = PWRT = 2 ms<br>000 = PWRT = Disabled |  |  |
| ALTI2C       | FPOR                 | Immediate | Alternate $I^2C^{TM}$ pins<br>1 = $I^2C$ mapped to SDA1/SCL1 pins<br>0 = $I^2C$ mapped to ASDA1/ASCL1 pins  |  |  |
| JTAGEN       | FICD                 | Immediate | JTAG Enable bit<br>1 = JTAG enabled<br>0 = JTAG disabled  |  |  |
| ICS<1:0>     | FICD                 | Immediate | ICD Communication Channel Select bits<br>11 = Communicate on PGEC1 and PGED1<br>10 = Communicate on PGEC2 and PGED2<br>01 = Communicate on PGEC3 and PGED3<br>00 = Reserved, do not use                                 |  |  |

### TABLE 25-2: PIC24H CONFIGURATION BITS DESCRIPTION (CONTINUED)

**Note 1:** This Configuration register is not available on PIC24HJ32GP302/304 devices.

### 25.2 On-Chip Voltage Regulator


All of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 Ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 25-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 28-13 located in Section 28.1 "DC Characteristics".

| Note: | It is important for the low-ESR capacitor to |
|-------|--|
|       | be placed as close as possible to the VCAP   |
|       | pin.   |

On a POR, it takes approximately 20 µs for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

#### FIGURE 25-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR<sup>(1)</sup>



## 25.3 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

### 25.4 Watchdog Timer (WDT)

For PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

#### 25.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

#### All Device Resets Transition to New Clock Source Exit Sleep or Idle Mode PWRSAV Instruction CLRWDT Instruction Watchdog Timer Sleep/Idle WDTPRE WDTPOST<3.0> SWDTEN WDT Wake-up FWDTEN Prescaler Postscaler WDT LPRC Clock (divide by N1) (divide by N2) Reset WDT Window Select WINDIS CLRWDT Instruction

### FIGURE 25-2: WDT BLOCK DIAGRAM

# 25.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) needs to be cleared in software after the device wakes up.

## 25.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

| Note: | If the WINDIS bit (FWDT<6>) is cleared,     |
|-------|---|
|       | the CLRWDT instruction should be executed   |
|       | by the application software only during the |
|       | last 1/4 of the WDT period. This CLRWDT     |
|       | window can be determined by using a timer.  |
|       | If a CLRWDT instruction is executed before  |
|       | this window, a WDT Reset occurs.            |
|       | -   |

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

# 25.5 JTAG Interface

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface is provided in future revisions of the document.

Note: Refer to Section 24. "Programming and Diagnostics" (DS70246) of the "dsPIC33F/PIC24H Family Reference Manual" for further information on usage, configuration and operation of the JTAG interface.

### 25.6 In-Circuit Serial Programming

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

# 25.7 In-Circuit Debugger

When MPLAB<sup>®</sup> ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to  $\overline{\text{MCLR}}$ , VDD, Vss, and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

### 25.8 Code Protection and CodeGuard™ Security

The PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices offer advanced implementation of CodeGuard Security that supports BS, SS and GS while, the PIC24HJ32GP302/304 devices offer the intermediate level of CodeGuard Security that supports only BS and GS. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip. The code protection features vary depending on the actual PIC24H implemented. The following sections provide an overview of these features.

Secure segment and RAM protection is implemented on the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices. The PIC24HJ32GP302/304 devices do not support secure segment and RAM protection.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70239) of the "dsPIC33F/PIC24H Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

# TABLE 25-3: CODE FLASH SECURITY SEGMENT SIZES FOR 32 KB DEVICES

| CONFIG BITS          | BSS<2:0> = x11 0K   | BSS<2:0> = x10 1K   | BSS<2:0> = x01 4K   | BSS<2:0> = x00 8K  |
|----------------------|---|---|---|--|
| SSS<2:0> = x11<br>0K | VS = 256 IW         0x000000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh<br>0x000800h<br>0x001FFEh<br>0x002000h<br>0x001FFEh<br>0x002000h<br>0x003FFEh<br>0x004000h<br>0x0057FEh           GS = 11008 IW         0x0157FEh<br>0x0157FEh | VS = 256 IW         0x00000h<br>0x0001FEh           BS = 768 IW         0x000200h<br>0x0007FEh           0x000200h         0x0007FEh           0x000800h         0x003FFEh           0x00400h         0x0057FEh           0x0057FEh         0x0057FEh           0x0057FEh         0x0057FEh | VS = 256 IW         0x00000h<br>0x0001FEh           BS = 3840 IW         0x000200h<br>0x0007FEh           0x000800h         0x000800h           0x00200h         0x00300h           0x00200h         0x003FFEh           0x00200h         0x003FFEh           0x004000h         0x0057FEh           0x0057FEh         0x0057FEh | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh<br>0x000800h<br>0x001FFEh<br>0x00200h           GS = 3072 IW         0x003FFEh<br>0x004000h<br>0x0057FEh           0x0157FEh |

| CONFIG BITS           | BSS<2:0> = x11 0K   | BSS<2:0> = x10 1K   | BSS<2:0> = x01 4K  | BSS<2:0> = x00 8K   |
|-----------------------|---|---|--|---|
| SSS<2:0> = x11<br>0K  | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h<br>0x000200h<br>0x001FFEh<br>0x000800h<br>0x001FFEh<br>0x00200h<br>0x003FFEh<br>0x004000h<br>0x007FFEh<br>0x008000h<br>0x008BFEh           GS = 21760 IW         0x0157FEh<br>0x0157FEh  | VS = 256 IW         0x000000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh<br>0x000800h<br>0x001FFEh<br>0x00200h<br>0x001FFEh<br>0x002000h<br>0x003FFEh<br>0x004000h<br>0x007FFEh<br>0x00400h<br>0x007FFEh<br>0x008000h<br>0x007FFEh           GS = 20992 IW         0x00000h<br>0x003FFEh<br>0x008000h<br>0x007FFEh  | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh<br>0x000800h<br>0x001FFEh<br>0x000800h<br>0x001FFEh<br>0x00200h<br>0x003FFEh<br>0x004000h<br>0x007FEh<br>0x004000h<br>0x007FEh<br>0x004000h<br>0x007FEh<br>0x004000h           GS = 17920 IW         0x0157FEh<br>0x0157FEh  | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh<br>0x000800h<br>0x001FFEh<br>0x002000h           GS = 13824 IW         0x00400h<br>0x003FFEh<br>0x004000h<br>0x003FFEh<br>0x004000h<br>0x007FFEh<br>0x004000h           GS = 13824 IW         0x0157FEh<br>0x00457FEh   |
| SSS<2:0> = x10<br>4K  | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh<br>0x000200h<br>0x001FFEh<br>0x002000h<br>0x003FFEh<br>0x002000h<br>0x003FFEh<br>0x002000h<br>0x003FFEh<br>0x0000h<br>0x007FFEh<br>0x008000h<br>0x007FFEh           GS = 17920 IW         0x00000h<br>0x003FFEh<br>0x008000h<br>0x003FFEh   | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h<br>0x000200h<br>0x0007FEh<br>0x000800h<br>0x001FFEh<br>0x000800h<br>0x003FFEh<br>0x00200h<br>0x003FFEh<br>0x00400h<br>0x007FFEh<br>0x00800h<br>0x007FFEh<br>0x00800h<br>0x007FFEh           GS = 17920 IW         0x01011Eh<br>0x000000h<br>0x0007FEh<br>0x000800h<br>0x007FFEh<br>0x00800h<br>0x007FFEh   | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh<br>0x000200h<br>0x001FEh<br>0x00200h<br>0x003FEh<br>0x00200h<br>0x003FEh<br>0x00200h<br>0x003FFEh<br>0x004000h<br>0x003FFEh<br>0x00800h<br>0x003FFEh           GS = 17920 IW         0x001FEh<br>0x00800h<br>0x003FFEh<br>0x00800h<br>0x003FFEh  | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x00020h<br>0x0007FEh<br>0x000200h<br>0x003FEh<br>0x00200h<br>0x003FFEh<br>0x00200h<br>0x003FFEh<br>0x004000h<br>0x003FFEh<br>0x00800h<br>0x00400h           GS = 13824 IW         0x00000h<br>0x003FEh<br>0x00800h<br>0x003FFEh   |
| SSS<2:0> = x01<br>8K  | 0x0157FEh           VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h           0x0007FEh<br>0x0007FEh           0x0007FEh<br>0x00200h           0x00157FEh           0x0007FEh           0x00200h           0x00157FEh           0x0007FEh           0x00000h           0x00157FEh           0x00000h           0x00157FEh           0x00000h           0x00157FEh           0x00000h           0x00000h           0x00000h           0x0007FFEh  | VS = 256 IW         0x00000h<br>0x0001FEh           BS = 768 IW         0x000200h<br>0x000200h           SS = 7168 IW         0x003FFEh           0x004000h         0x004000h   | US         0x0157FEh           VS         256 IW         0x000000h<br>0x0001FEh           BS         3840 IW         0x000200h<br>0x0007FEh           SS         4096 IW         0x004000h<br>0x004000h           0x004000h<br>0x007FEh         0x004000h<br>0x004000h   | 0x0157FEh           VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h           BS = 7936 IW         0x000200h<br>0x0007FEh           0x0015FEh         0x0007FEh           0x00200h         0x00380h           0x001FFEh         0x00200h           0x0015FEh         0x00000h           0x0015FEh         0x00200h           0x00200h         0x00200h           0x0015FEh         0x00200h           0x0015FEh         0x00200h           0x0015FEh         0x0015FEh |
|                       | GS = 13824 IW         0x008000h<br>0x00ABFEh           0x0157FEh         0x0157FEh           VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h   | GS = 13824 IW         0x008000h<br>0x00ABFEh           0x0157FEh           VS = 256 IW         0x000000h<br>0x0001FEh           0x000200h   | GS = 13824 IW         0x008000n<br>0x00ABFEh           0x0157FEh         0x0157FEh           VS = 256 IW         0x00000h<br>0x0001FEh<br>0x00020h   | GS = 13824 IW         0x008000h<br>0x00ABFEh           0x0157FEh         0x0157FEh           VS = 256 IW         0x00000h<br>0x0001FEh           DS = 7026 IW         0x00020h  |
| SSS<2:0> = x00<br>16K | 0x0007FEh           0x0007FEh           0x001FFEh           0x002000h           0x003FFEh           0x004000h           0x004000h           0x007FFEh           0x004000h           0x00800h           0x00800h           0x004000h           0x008000h           0x00800h           0x00157FEh | BS = 700 IW         0x0007FEh           0x000800h         0x001FFEh           0x002000h         0x003FFEh           0x007FEh         0x004000h           0x007FFEh         0x007FFEh           0x007FFEh         0x007FFEh           0x00800h         0x00800h           0x007FFEh         0x00800h           0x00800h         0x00800h           0x00800h         0x00800h           0x0157FEh         0x0157FEh | DS = 3840 IW         0x0007FEh<br>0x000800h           0x001FFEh<br>0x002000h         0x001FFEh<br>0x002000h           SS = 12288 IW         0x004000h           GS = 5632 IW         0x00800h           0x004000h         0x00800h           0x004000h         0x004000h           0x004000h         0x004000h           0x004000h         0x004000h           0x004000h         0x004000h           0x004000h         0x007FEh           0x004000h         0x007FEh           0x004000h         0x007FEh           0x004000h         0x007FEh | BS = 7930 IW         0x0007FEh<br>0x000800h<br>0x001FFEh<br>0x002000h<br>0x003FFEh           SS = 8192 IW         0x004000h<br>0x007FFEh<br>0x008000h<br>0x008000h<br>0x00800ABFEh           GS = 5632 IW         0x00457FEh  |

# TABLE 25-4: CODE FLASH SECURITY SEGMENT SIZES FOR 64 KB DEVICES

# TABLE 25-5: CODE FLASH SECURITY SEGMENT SIZES FOR 128 KB DEVICES

| CONFIG BITS           | BSS<2:0> = x11 0K  | BSS<2:0> = x10 1K   | BSS<2:0> = x01 4K  | BSS<2:0> = x00 8K  |
|-----------------------|--|---|--|--|
| SSS<2:0> = x11<br>0K  | VS = 256 IW         0x000000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh<br>0x000800h<br>0x003FFEh<br>0x00200h<br>0x003FFEh<br>0x004000h<br>0x007FFEh<br>0x008000h<br>0x007FFEh<br>0x008000h<br>0x007FFEh<br>0x008000h<br>0x007FFEh<br>0x010000h           GS = 43776 IW         0x0107FFEh<br>0x010000h   | VS = 256 IW         0x000000h<br>0x0001FEh<br>0x000200h           BS = 768 IW         0x0007FEh<br>0x000800h           0x001FFEh<br>0x00200h         0x0007FEh<br>0x0017FEh           0x0017FEh<br>0x00200h         0x0017FEh<br>0x00200h           0x0017FEh<br>0x00200h         0x0017FEh<br>0x00300h           0x007FFEh<br>0x008000h         0x007FFEh<br>0x008000h           0x010000h         0x0157FEh   | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh           BS = 3840 IW         0x000200h<br>0x0007FEh           0x000200h<br>0x000800h         0x0000h<br>0x003FFEh           0x007FEh         0x00400h           0x007FEh         0x007FFEh           0x007FFEh         0x007FFEh           0x007FFEh         0x007FFEh           0x007FFEh         0x007FFEh           0x007FFFh         0x007FFFh           0x007FFFh         0x010000h           0x010000h         0x0157FEh | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h           BS = 7936 IW         0x0007FEh<br>0x000800h           0x001FEh<br>0x000800h         0x001FFEh<br>0x000800h           0x00200h         0x001FFEh<br>0x00200h           0x002FFEh<br>0x003FFEh         0x007FFEh<br>0x007FFEh           0x007FFEh         0x007FFEh           0x007FFEh         0x007FFEh           0x007FFEh         0x007FFEh           0x007FFEh         0x007FFEh           0x007FFEh         0x010000h           0x010000h         0x0157FEh |
| SSS<2:0> = x10<br>4K  | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h           SS = 3840 IW         0x0007FEh<br>0x000800h<br>0x001FFEh<br>0x00200h           GS = 39936 IW         0x0157FEh<br>0x0157FEh   | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h           BS = 768 IW         0x000200h<br>0x0007FEh           SS = 3072 IW         0x000800h<br>0x003FFEh<br>0x002000h           0x0000h         0x0000h<br>0x003FFEh           0x007FFEh         0x007FFEh           0x007FFEh         0x007FFEh           0x007FFEh         0x00400h           0x007FFEh         0x00400h           0x007FFEh         0x00400h           0x007FFEh         0x00400h           0x007FFEh         0x007FFEh           0x007FFEh         0x007FFEh           0x007FFEh         0x007FFEh           0x007FFEh         0x007FFEh | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh<br>0x000800h<br>0x001FFEh<br>0x00200h<br>0x0007FEh<br>0x002000h<br>0x003FFEh<br>0x00400h<br>0x007FEh<br>0x00400h<br>0x007FEh<br>0x00400h<br>0x004BFEh           GS = 39936 IW         0x0157FEh  | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h<br>0x000200h<br>0x0007FEh<br>0x00200h<br>0x00200h<br>0x000800h<br>0x00200h<br>0x00200h<br>0x0003FFEh<br>0x00400h<br>0x007FEEh<br>0x00400h<br>0x004BFEh           GS = 35840 IW         0x0157FEh  |
| SSS<2:0> = x01<br>8K  | VS = 256 IW         0x000000h<br>0x0001FEh<br>0x000200h           0x0007FEh<br>0x000800h           0x0007FEh<br>0x002000h           0x0007FFEh<br>0x004000h           0x007FFEh<br>0x00800h           0x007FFEh<br>0x00800h           0x007FFEh<br>0x00800h           0x007FFEh<br>0x00800h           0x007FFEh           0x007FFEh           0x007FFEh           0x007FFEh           0x00800h           0x007FFEh           0x007FFEh           0x007FFEh           0x010000h           0x0157FEh | VS = 256 IW         0x000000h<br>0x0001FEh           BS = 768 IW         0x000200h           0x0007FEh         0x0007FEh           0x00200h         0x0007FFEh           0x00200h         0x0007FFEh           0x00200h         0x000800h           0x002000h         0x0017FFEh           0x002000h         0x002000h           0x002000h         0x002000h           0x002000h         0x003FFEh           0x007FFEh         0x00800h           0x007FFEh         0x00800h           0x007FFEh         0x010000h           0x010000h         0x010000h           0x0157FEh         0x010000h                        | VS = 256 IW         0x000000h<br>0x0001FEh<br>0x000200h           BS = 3840 IW         0x0007FEh<br>0x000800h           SS = 4096 IW         0x00200h<br>0x001FFEh<br>0x00000h           SS = 4096 IW         0x00200h<br>0x003FFEh<br>0x002000h           GS = 35840 IW         0x007FFEh<br>0x010000h           0x00157FEh         0x0157FEh   | VS = 256 IW         0x000000h<br>0x0001FEh<br>0x000200h           BS = 7936 IW         0x000200h<br>0x0007FEh<br>0x000800h           0x000300h<br>0x003FFEh<br>0x004000h           0x0007FFEh<br>0x00800h           0x007FFEh<br>0x00800h           0x007FFEh<br>0x00800h           0x007FFEh<br>0x00800h           0x007FFEh<br>0x010000h           0x0157FEh   |
| SSS<2:0> = x00<br>16K | VS = 256 IW         0x000000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh<br>0x000800h<br>0x003FFEh<br>0x002000h<br>0x003FFEh<br>0x002000h<br>0x003FFEh<br>0x004000h<br>0x007FFEh<br>0x008000h<br>0x007FFEh<br>0x008000h           GS = 27648 IW         0x0157FEh<br>0x0157FEh   | VS = 256 IW         0x00000h<br>0x0001FEh<br>0x000200h           BS = 768 IW         0x0000800h<br>0x0007FEh           0x0000800h<br>0x003FFEh         0x00000h<br>0x003FFEh           SS = 15360 IW         0x007FFEh           0x007FFEh         0x002000h           0x002000h         0x004000h           0x007FFEh         0x004000h           0x007FFEh         0x007FFEh           0x007FFEh         0x007FFEh           0x007FFEh         0x007FFEh           0x0008000h         0x007FFEh           0x010000h         0x010000h           0x0157FEh         0x0157FEh   | VS = 256 IW         0x000000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh<br>0x000800h<br>0x0007FEh           SS = 3840 IW         0x0007FEh<br>0x000800h<br>0x003FFEh<br>0x004000h<br>0x007FFEh           SS = 12288 IW         0x004000h<br>0x007FFEh<br>0x008000h<br>0x007FFEh           GS = 27648 IW         0x0157FEh   | VS = 256 IW         0x000000h<br>0x0001FEh<br>0x000200h<br>0x0007FEh<br>0x000800h<br>0x0007FEh<br>0x00000h<br>0x003FFEh<br>0x004000h<br>0x003FFEh<br>0x004000h<br>0x007FFEh<br>0x004000h<br>0x007FFEh<br>0x004000h<br>0x007FFEh<br>0x008000h<br>0x007FFEh           SS = 8192 IW         0x004000h<br>0x007FFEh<br>0x008000h<br>0x007FFEh<br>0x010000h           GS = 27648 IW         0x0157FEh   |

DS70293E-page 268

# 26.0 INSTRUCTION SET SUMMARY

| Note: | This data sheet summarizes the          |
|-------|---|
|       | features of the PIC24HJ32GP302/304,     |
|       | PIC24HJ64GPX02/X04 and                  |
|       | PIC24HJ128GPX02/X04 families of         |
|       | devices. It is not intended to be a     |
|       | comprehensive reference source. To      |
|       | complement the information in this data |
|       | sheet, refer to the "dsPIC33F/PIC24H    |
|       | Family Reference Manual". Please see    |
|       | the Microchip web site                  |
|       | (www.microchip.com) for the latest      |
|       | dsPIC33F/PIC24H Family Reference        |
|       | Manual sections.                        |

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- Control operations

Table 26-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 26-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double word instructions, which were made double word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or double word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

| Field           | Description  |  |
|-----------------|--|--|
| #text           | Means literal defined by "text"  |  |
| (text)          | Means "content of text"  |  |
| [text]          | Means "the location addressed by text"   |  |
| { }             | Optional field or operation  |  |
| <n:m></n:m>     | Register bit field   |  |
| .b              | Byte mode selection  |  |
| .d              | Double Word mode selection   |  |
| .S              | Shadow register select   |  |
| .w              | Word mode selection (default)  |  |
| bit4            | 4-bit bit selection field (used in word addressed instructions) $\in \{015\}$                                    |  |
| C, DC, N, OV, Z | MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero   |  |
| Expr            | Absolute address, label or expression (resolved by the linker)   |  |
| f               | File register address ∈ {0x00000x1FFF}   |  |
| lit1            | 1-bit unsigned literal ∈ {0,1}   |  |
| lit4            | 4-bit unsigned literal ∈ {015}   |  |
| lit5            | 5-bit unsigned literal ∈ {031}   |  |
| lit8            | 8-bit unsigned literal ∈ {0255}  |  |
| lit10           | 10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode   |  |
| lit14           | 14-bit unsigned literal ∈ {016384}   |  |
| lit16           | 16-bit unsigned literal ∈ {065535}   |  |
| lit23           | 23-bit unsigned literal ∈ {08388608}; LSB must be '0'  |  |
| None            | Field does not require an entry, may be blank  |  |
| PC              | Program Counter  |  |
| Slit10          | 10-bit signed literal ∈ {-512511}  |  |
| Slit16          | 16-bit signed literal ∈ {-3276832767}  |  |
| Slit6           | 6-bit signed literal ∈ {-1616}   |  |
| Wb              | Base W register ∈ {W0W15}  |  |
| Wd              | Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }  |  |
| Wdo             | Destination W register ∈<br>{ Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }                             |  |
| Wm,Wn           | Dividend, Divisor working register pair (direct addressing)  |  |
| Wm*Wm           | Multiplicand and Multiplier working register pair for Square instructions ∈<br>{W4 * W4,W5 * W5,W6 * W6,W7 * W7} |  |
| Wn              | One of 16 working registers ∈ {W0W15}  |  |
| Wnd             | One of 16 destination working registers ∈ {W0W15}  |  |
| Wns             | One of 16 source working registers ∈ {W0W15}   |  |
| WREG            | W0 (working register used in file register instructions)   |  |
| Ws              | Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }   |  |
| Wso             | Source W register ∈<br>{ Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }                                  |  |

### TABLE 26-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

| Base<br>Instr<br># | Assembly Assembly Syntax Description |       | # of<br>Words | # of<br>Cycles                           | Status Flags<br>Affected |               |             |
|--------------------|--------------------------------------|-------|---------------|--|--------------------------|---------------|-------------|
| 1                  | ADD                                  | ADD   | f             | f = f + WREG                             | 1                        | 1             | C,DC,N,OV,Z |
|                    |                                      | ADD   | f,WREG        | WREG = f + WREG                          | 1                        | 1             | C,DC,N,OV,Z |
|                    |                                      | ADD   | #lit10,Wn     | Wd = lit10 + Wd                          | 1                        | 1             | C,DC,N,OV,Z |
|                    |                                      | ADD   | Wb,Ws,Wd      | Wd = Wb + Ws                             | 1                        | 1             | C,DC,N,OV,Z |
|                    |                                      | ADD   | Wb,#lit5,Wd   | Wd = Wb + lit5                           | 1                        | 1             | C,DC,N,OV,Z |
| 2                  | ADDC                                 | ADDC  | f             | f = f + WREG + (C)                       | 1                        | 1             | C,DC,N,OV,Z |
|                    |                                      | ADDC  | f,WREG        | WREG = f + WREG + (C)                    | 1                        | 1             | C,DC,N,OV,Z |
|                    |                                      | ADDC  | #lit10,Wn     | Wd = Iit10 + Wd + (C)                    | 1                        | 1             | C,DC,N,OV,Z |
|                    |                                      | ADDC  | Wb,Ws,Wd      | Wd = Wb + Ws + (C)                       | 1                        | 1             | C,DC,N,OV,Z |
|                    |                                      | ADDC  | Wb,#lit5,Wd   | Wd = Wb + lit5 + (C)                     | 1                        | 1             | C,DC,N,OV,Z |
| 3                  | AND                                  | AND   | f             | f = f .AND. WREG                         | 1                        | 1             | N,Z         |
|                    |                                      | AND   | f,WREG        | WREG = f .AND. WREG                      | 1                        | 1             | N,Z         |
|                    |                                      | AND   | #lit10,Wn     | Wd = lit10 .AND. Wd                      | 1                        | 1             | N,Z         |
|                    |                                      | AND   | Wb,Ws,Wd      | Wd = Wb .AND. Ws                         | 1                        | 1             | N,Z         |
|                    |                                      | AND   | Wb,#lit5,Wd   | Wd = Wb .AND. lit5                       | 1                        | 1             | N,Z         |
| 4                  | ASR                                  | ASR   | f             | f = Arithmetic Right Shift f             | 1                        | 1             | C,N,OV,Z    |
|                    |                                      | ASR   | f,WREG        | WREG = Arithmetic Right Shift f          | 1                        | 1             | C,N,OV,Z    |
|                    |                                      | ASR   | Ws,Wd         | Wd = Arithmetic Right Shift Ws           | 1                        | 1             | C,N,OV,Z    |
|                    |                                      | ASR   | Wb,Wns,Wnd    | Wnd = Arithmetic Right Shift Wb by Wns   | 1                        | 1             | N,Z         |
|                    |                                      | ASR   | Wb,#lit5,Wnd  | Wnd = Arithmetic Right Shift Wb by lit5  | 1                        | 1             | N,Z         |
| 5                  | BCLR                                 | BCLR  | f,#bit4       | Bit Clear f                              | 1                        | 1             | None        |
|                    |                                      | BCLR  | Ws,#bit4      | Bit Clear Ws                             | 1                        | 1             | None        |
| 6                  | BRA                                  | BRA   | C,Expr        | Branch if Carry                          | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | GE,Expr       | Branch if greater than or equal          | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | GEU, Expr     | Branch if unsigned greater than or equal | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | GT,Expr       | Branch if greater than                   | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | GTU,Expr      | Branch if unsigned greater than          | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | LE,Expr       | Branch if less than or equal             | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | LEU,Expr      | Branch if unsigned less than or equal    | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | LT,Expr       | Branch if less than                      | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | LTU, Expr     | Branch if unsigned less than             | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | N,Expr        | Branch if Negative                       | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | NC,Expr       | Branch if Not Carry                      | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | NN,Expr       | Branch if Not Negative                   | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | NZ,Expr       | Branch if Not Zero                       | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | Expr          | Branch Unconditionally                   | 1                        | 2             | None        |
|                    |                                      | BRA   | Z,Expr        | Branch if Zero                           | 1                        | 1 (2)         | None        |
|                    |                                      | BRA   | Wn            | Computed Branch                          | 1                        | 2             | None        |
| 7                  | BSET                                 | BSET  | f,#bit4       | Bit Set f                                | 1                        | 1             | None        |
|                    |                                      | BSET  | Ws,#bit4      | Bit Set Ws                               | 1                        | 1             | None        |
| 8                  | BSW                                  | BSW.C | Ws,Wb         | Write C bit to Ws <wb></wb>              | 1                        | 1             | None        |
|                    |                                      | BSW.Z | Ws,Wb         | Write Z bit to Ws <wb></wb>              | 1                        | 1             | None        |
| 9                  | BTG                                  | BTG   | f,#bit4       | Bit Toggle f                             | 1                        | 1             | None        |
|                    |                                      | BTG   | Ws,#bit4      | Bit Toggle Ws                            | 1                        | 1             | None        |
| 10                 | BTSC                                 | BTSC  | f,#bit4       | Bit Test f, Skip if Clear                | 1                        | 1<br>(2 or 3) | None        |
|                    |                                      | BTSC  | Ws,#bit4      | Bit Test Ws, Skip if Clear               | 1                        | (2 or 3)      | None        |
| 11                 | BTSS                                 | BTSS  | f,#bit4       | Bit Test f, Skip if Set                  | 1                        | 1<br>(2 or 3) | None        |
|                    |                                      | BTSS  | Ws,#bit4      | Bit Test Ws, Skip if Set                 | 1                        | 1<br>(2 or 3) | None        |

| TABLE 26-2: INSTRUCTION SET OVERVIE |
|-------------------------------------|
|-------------------------------------|

| Base<br>Instr<br># |        |         | # of<br>Words | # of<br>Cycles   | Status Flags<br>Affected |               |             |
|--------------------|--------|---------|---------------|--|--------------------------|---------------|-------------|
| 12                 | BTST   | BTST    | f,#bit4       | Bit Test f   | 1                        | 1             | Z           |
|                    |        | BTST.C  | Ws,#bit4      | Bit Test Ws to C   | 1                        | 1             | С           |
|                    |        | BTST.Z  | Ws,#bit4      | Bit Test Ws to Z   | 1                        | 1             | Z           |
|                    |        | BTST.C  | Ws,Wb         | Bit Test Ws <wb> to C</wb>                               | 1                        | 1             | С           |
|                    |        | BTST.Z  | Ws,Wb         | Bit Test Ws <wb> to Z</wb>                               | 1                        | 1             | Z           |
| 13                 | BTSTS  | BTSTS   | f,#bit4       | Bit Test then Set f                                      | 1                        | 1             | Z           |
|                    |        | BTSTS.C | Ws,#bit4      | Bit Test Ws to C, then Set                               | 1                        | 1             | С           |
|                    |        | BTSTS.Z | Ws,#bit4      | Bit Test Ws to Z, then Set                               |                          |               | Z           |
| 14                 | CALL   | CALL    | lit23         | Call subroutine  | 2                        | 2             | None        |
|                    |        | CALL    | Wn            | Call indirect subroutine                                 | 1                        | 2             | None        |
| 15                 | CLR    | CLR     | f             | f = 0x0000   | 1                        | 1             | None        |
|                    |        | CLR     | WREG          | WREG = 0x0000  | 1                        | 1             | None        |
|                    |        | CLR     | Ws            | Ws = 0x0000  | 1                        | 1             | None        |
| 16                 | CLRWDT | CLRWDT  |               | Clear Watchdog Timer                                     | 1                        | 1             | WDTO,Sleep  |
| 17                 | COM    | COM     | f             | $f = \overline{f}$                                       | 1                        | 1             | N,Z         |
|                    |        | COM     | f,WREG        | WREG = Ī   | 1                        | 1             | N,Z         |
|                    |        | COM     | Ws,Wd         | $Wd = \overline{Ws}$                                     | 1                        | 1             | N,Z         |
| 18                 | CP     | CP      | f             | Compare f with WREG                                      | 1                        | 1             | C,DC,N,OV,Z |
|                    |        | CP      | Wb,#lit5      | Compare Wb with lit5                                     | 1                        | 1             | C,DC,N,OV,Z |
|                    |        | CP      | Wb,Ws         | Compare Wb with Ws (Wb – Ws)                             | 1                        | 1             | C,DC,N,OV,Z |
| 19                 | CP0    | CP0     | f             | Compare f with 0x0000                                    | 1                        | 1             | C,DC,N,OV,Z |
|                    |        | CP0     | Ws            | Compare Ws with 0x0000                                   | 1                        | 1             | C,DC,N,OV,Z |
| 20                 | CPB    | CPB     | f             | Compare f with WREG, with Borrow                         | 1                        | 1             | C,DC,N,OV,Z |
|                    |        | CPB     | Wb,#lit5      | Compare Wb with lit5, with Borrow                        | 1                        | 1             | C,DC,N,OV,Z |
|                    |        | CPB     | Wb,Ws         | Compare Wb <u>w</u> ith Ws, with Borrow<br>(Wb – Ws – C) | 1                        | 1             | C,DC,N,OV,Z |
| 21                 | CPSEQ  | CPSEQ   | Wb, Wn        | Compare Wb with Wn, skip if =                            | 1                        | 1<br>(2 or 3) | None        |
| 22                 | CPSGT  | CPSGT   | Wb, Wn        | Compare Wb with Wn, skip if >                            | 1                        | 1<br>(2 or 3) | None        |
| 23                 | CPSLT  | CPSLT   | Wb, Wn        | Compare Wb with Wn, skip if <                            | 1                        | 1<br>(2 or 3) | None        |
| 24                 | CPSNE  | CPSNE   | Wb, Wn        | Compare Wb with Wn, skip if ≠                            | 1                        | 1<br>(2 or 3) | None        |
| 25                 | DAW    | DAW     | Wn            | Wn = decimal adjust Wn                                   | 1                        | 1             | С           |
| 26                 | DEC    | DEC     | f             | f = f - 1  | 1                        | 1             | C,DC,N,OV,Z |
|                    |        | DEC     | f,WREG        | WREG = $f - 1$   | 1                        | 1             | C,DC,N,OV,Z |
|                    |        | DEC     | Ws,Wd         | Wd = Ws - 1  | 1                        | 1             | C,DC,N,OV,Z |
| 27                 | DEC2   | DEC2    | f             | f = f - 2  | 1                        | 1             | C,DC,N,OV,Z |
|                    |        | DEC2    | f,WREG        | WREG = $f - 2$   | 1                        | 1             | C,DC,N,OV,Z |
|                    |        | DEC2    | Ws,Wd         | Wd = Ws - 2  | 1                        | 1             | C,DC,N,OV,Z |
| 28                 | DISI   | DISI    | #lit14        | Disable Interrupts for k instruction cycles              | 1                        | 1             | None        |
| 29                 | DIV    | DIV.S   | Wm,Wn         | Signed 16/16-bit Integer Divide                          | 1                        | 18            | N,Z,C,OV    |
|                    |        | DIV.SD  | Wm,Wn         | Signed 32/16-bit Integer Divide                          | 1                        | 18            | N,Z,C,OV    |
|                    |        | DIV.U   | Wm,Wn         | Unsigned 16/16-bit Integer Divide                        | 1                        | 18            | N,Z,C,OV    |
|                    |        | DIV.UD  | Wm,Wn         | Unsigned 32/16-bit Integer Divide                        | 1                        | 18            | N,Z,C,OV    |
| 30                 | EXCH   | EXCH    | Wns,Wnd       | Swap Wns with Wnd  | 1                        | 1             | None        |
| 31                 | FBCL   | FBCL    | Ws,Wnd        | Find Bit Change from Left (MSb) Side                     | 1                        | 1             | С           |
| 32                 | FF1L   | FF1L    | Ws,Wnd        | Find First One from Left (MSb) Side                      | 1                        | 1             | С           |
| 33                 | FF1R   | FF1R    | Ws,Wnd        | Find First One from Right (LSb) Side                     | 1                        | 1             | С           |
| 34                 | GOTO   | GOTO    | Expr          | Go to address  | 2                        | 2             | None        |
|                    |        | GOTO    | Wn            | Go to indirect   | 1                        | 2             | None        |

| Base<br>Instr<br># | Assembly<br>Mnemonic |        | Assembly Syntax | Description                                       | # of<br>Words | # of<br>Cycles | Status Flags<br>Affected |
|--------------------|----------------------|--------|-----------------|---|---------------|----------------|--------------------------|
| 35                 | INC                  | INC    | f               | f = f + 1   | 1             | 1              | C,DC,N,OV,Z              |
|                    |                      | INC    | f,WREG          | WREG = f + 1                                      | 1             | 1              | C,DC,N,OV,Z              |
|                    |                      | INC    | Ws,Wd           | Wd = Ws + 1                                       | 1             | 1              | C,DC,N,OV,Z              |
| 36                 | INC2                 | INC2   | f               | f = f + 2   | 1             | 1              | C,DC,N,OV,Z              |
|                    |                      | INC2   | f,WREG          | WREG = f + 2                                      | 1             | 1              | C,DC,N,OV,Z              |
|                    |                      | INC2   | Ws,Wd           | Wd = Ws + 2                                       | 1             | 1              | C,DC,N,OV,Z              |
| 37                 | IOR                  | IOR    | f               | f = f .IOR. WREG                                  | 1             | 1              | N,Z                      |
|                    |                      | IOR    | f,WREG          | WREG = f .IOR. WREG                               | 1             | 1              | N,Z                      |
|                    |                      | IOR    | #lit10,Wn       | Wd = lit10 .IOR. Wd                               | 1             | 1              | N,Z                      |
|                    |                      | IOR    | Wb,Ws,Wd        | Wd = Wb .IOR. Ws                                  | 1             | 1              | N,Z                      |
|                    |                      | IOR    | Wb,#lit5,Wd     | Wd = Wb .IOR. lit5                                | 1             | 1              | N,Z                      |
| 38                 | LNK                  | LNK    | #lit14          | Link Frame Pointer                                | 1             | 1              | None                     |
| 39                 | LSR                  | LSR    | f               | f = Logical Right Shift f                         | 1             | 1              | C,N,OV,Z                 |
|                    |                      | LSR    | f,WREG          | WREG = Logical Right Shift f                      | 1             | 1              | C,N,OV,Z                 |
|                    |                      | LSR    | Ws,Wd           | Wd = Logical Right Shift Ws                       | 1             | 1              | C,N,OV,Z                 |
|                    |                      | LSR    | Wb,Wns,Wnd      | Wnd = Logical Right Shift Wb by Wns               | 1             | 1              | N,Z                      |
|                    |                      | LSR    | Wb,#lit5,Wnd    | Wnd = Logical Right Shift Wb by lit5              | 1             | 1              | N,Z                      |
| 40                 | MOV                  | MOV    | f,Wn            | Move f to Wn                                      | 1             | 1              | None                     |
|                    |                      | MOV    | f               | Move f to f                                       | 1             | 1              | None                     |
|                    |                      | MOV    | f,WREG          | Move f to WREG                                    | 1             | 1              | N,Z                      |
|                    |                      | MOV    | #lit16,Wn       | Move 16-bit literal to Wn                         | 1             | 1              | None                     |
|                    |                      | MOV.b  | #lit8,Wn        | Move 8-bit literal to Wn                          | 1             | 1              | None                     |
|                    |                      | MOV    | Wn,f            | Move Wn to f                                      | 1             | 1              | None                     |
|                    |                      | MOV    | Wso,Wdo         | Move Ws to Wd                                     | 1             | 1              | None                     |
|                    |                      | MOV    | WREG, f         | Move WREG to f                                    | 1             | 1              | None                     |
|                    |                      | MOV.D  | Wns,Wd          | Move Double from W(ns):W(ns + 1) to Wd            | 1             | 2              | None                     |
|                    |                      | MOV.D  | Ws,Wnd          | Move Double from Ws to W(nd + 1):W(nd)            | 1             | 2              | None                     |
| 41                 | MUL                  | MUL.SS |                 |   | 1             | None           |                          |
|                    | HOL                  | MUL.SU | Wb,Ws,Wnd       | {Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)        | 1             | 1              | None                     |
|                    |                      | MUL.US | Wb,Ws,Wnd       | {Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)        | 1             | 1              | None                     |
|                    |                      | MUL.UU | Wb,Ws,Wnd       | {Wnd + 1, Wnd} = unsigned(Wb) *<br>unsigned(Ws)   | 1             | 1              | None                     |
|                    |                      | MUL.SU | Wb,#lit5,Wnd    | {Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)      | 1             | 1              | None                     |
|                    |                      | MUL.UU | Wb,#lit5,Wnd    | {Wnd + 1, Wnd} = unsigned(Wb) *<br>unsigned(lit5) | 1             | 1              | None                     |
|                    |                      | MUL    | f               | W3:W2 = f * WREG                                  | 1             | 1              | None                     |
| 42                 | NEG                  | NEG    | f               | $f = \overline{f} + 1$                            | 1             | 1              | C,DC,N,OV,Z              |
|                    |                      | NEG    | f,WREG          | WREG = $\overline{f}$ + 1                         | 1             | 1              | C,DC,N,OV,Z              |
|                    |                      | NEG    | Ws,Wd           | $Wd = \overline{Ws} + 1$                          | 1             | 1              | C,DC,N,OV,Z              |
| 43                 | NOP                  | NOP    | ws,wa           | No Operation                                      | 1             | 1              | None                     |
| -0                 | NOP                  | NOPR   |                 | No Operation                                      | 1             | 1              | None                     |
| 44                 | POP                  | POP    | f               | Pop f from Top-of-Stack (TOS)                     | 1             | 1              | None                     |
|                    | ror                  | POP    | Wdo             | Pop from Top-of-Stack (TOS) to Wdo                | 1             | 1              | None                     |
|                    |                      | POP.D  | Wnd             | Pop from Top-of-Stack (TOS) to                    | 1             | 2              | None                     |
|                    |                      | FOF.D  | WIIG            | W(nd):W(nd + 1)                                   |               | 2              | None                     |
|                    |                      | POP.S  |                 | Pop Shadow Registers                              | 1             | 1              | All                      |
| 45                 | PUSH                 | PUSH   | f               | Push f to Top-of-Stack (TOS)                      | 1             | 1              | None                     |
|                    |                      | PUSH   | Wso             | Push Wso to Top-of-Stack (TOS)                    | 1             | 1              | None                     |
|                    |                      | PUSH.D | Wns             | Push W(ns):W(ns + 1) to Top-of-Stack (TOS)        | 1             | 2              | None                     |
|                    |                      | PUSH.S |                 | Push Shadow Registers                             | 1             | 1              | None                     |
| 46                 | PWRSAV               | PWRSAV | #lit1           | Go into Sleep or Idle mode                        | 1             | 1              | WDTO,Sleep               |
| 47                 | RCALL                | RCALL  | Expr            | Relative Call                                     | 1             | 2              | None                     |
|                    |                      | RCALL  | Wn              | Computed Call                                     | 1             | 2              | None                     |

|                    | E 26-2:              | MOTIN  | JUTION SET OVER |   |   |                |                          |  |
|--------------------|----------------------|--------|-----------------|---|---|----------------|--------------------------|--|
| Base<br>Instr<br># | Assembly<br>Mnemonic |        | Assembly Syntax | Description                             | # of<br>Words   | # of<br>Cycles | Status Flags<br>Affected |  |
| 48                 | REPEAT               | REPEAT | #lit14          | Repeat Next Instruction lit14 + 1 times | 1   | 1              | None                     |  |
|                    |                      | REPEAT | Wn              | Repeat Next Instruction (Wn) + 1 times  | 1   | 1              | None                     |  |
| 49                 | RESET                | RESET  |                 | Software device Reset                   | 1   | 1              | None                     |  |
| 50                 | RETFIE               | RETFIE |                 | Return from interrupt                   | 1   | 3 (2)          | None                     |  |
| 51                 | RETLW                | RETLW  | #lit10,Wn       | Return with literal in Wn               | 1   | 3 (2)          | None                     |  |
| 52                 | RETURN               | RETURN |                 | Return from Subroutine                  | 1   | 3 (2)          | None                     |  |
| 53                 | RLC                  | RLC    | f               | f = Rotate Left through Carry f         | 1   | 1              | C,N,Z                    |  |
|                    |                      | RLC    | f,WREG          | WREG = Rotate Left through Carry f      | 1   | 1              | C,N,Z                    |  |
|                    |                      | RLC    | Ws,Wd           | Wd = Rotate Left through Carry Ws       | 1   | 1              | C,N,Z                    |  |
| 54                 | RLNC                 | RLNC   | f               | f = Rotate Left (No Carry) f            | 1   | 1              | N,Z                      |  |
|                    |                      | RLNC   | f,WREG          | WREG = Rotate Left (No Carry) f         | 1   | 1              | N,Z                      |  |
|                    |                      | RLNC   | Ws,Wd           | Wd = Rotate Left (No Carry) Ws          | 1   | 1              | N,Z                      |  |
| 55                 | RRC                  | RRC    | f               | f = Rotate Right through Carry f        | 1   | 1              | C,N,Z                    |  |
|                    |                      | RRC    | f,WREG          | WREG = Rotate Right through Carry f     | 1   | 1              | C,N,Z                    |  |
|                    |                      | RRC    | Ws,Wd           | Wd = Rotate Right through Carry Ws      | 1   | 1              | C,N,Z                    |  |
| 56                 | RRNC                 | RRNC   | f               | f = Rotate Right (No Carry) f           | 1   | 1              | N,Z                      |  |
|                    |                      | RRNC   | f,WREG          | WREG = Rotate Right (No Carry) f        | 1   | 1              | N,Z                      |  |
|                    |                      | RRNC   | Ws,Wd           | Wd = Rotate Right (No Carry) Ws         | 1   | 1              | N,Z                      |  |
| 57                 | SE                   | SE     | Ws,Wnd          | Wnd = sign-extended Ws                  | 1   | 1              | C,N,Z                    |  |
| 58                 | SETM                 | SETM   | f               | f = 0xFFFF                              | 1   | 1              | None                     |  |
|                    |                      | SETM   | WREG            | WREG = 0xFFFF                           | 1   | 1              | None                     |  |
|                    |                      | SETM   | Ws              | Ws = 0xFFFF                             | 1   | 1              | None                     |  |
| 59                 | SL                   | SL     | f               | f = Left Shift f                        | 1   | 1              | C,N,OV,Z                 |  |
|                    |                      | SL     | f,WREG          | WREG = Left Shift f                     | 1   | 1              | C,N,OV,Z                 |  |
|                    |                      | SL     | Ws,Wd           | Wd = Left Shift Ws                      | 1   | 1              | C,N,OV,Z                 |  |
|                    |                      | SL     | Wb,Wns,Wnd      | Wnd = Left Shift Wb by Wns              | 1   | 1              | N,Z                      |  |
|                    |                      | SL     | Wb,#lit5,Wnd    | Wnd = Left Shift Wb by lit5             | 1   | 1              | N,Z                      |  |
| 60                 | SUB                  | SUB    | f               | f = f – WREG                            | 1   | 1              | C,DC,N,OV,Z              |  |
|                    |                      | SUB    | f,WREG          | WREG = f – WREG                         | 1   | 1              | C,DC,N,OV,Z              |  |
|                    |                      | SUB    | #lit10,Wn       | Wn = Wn - lit10                         | 1   | 1              | C,DC,N,OV,Z              |  |
|                    |                      | SUB    | Wb,Ws,Wd        | Wd = Wb – Ws                            | 1   | 1              | C,DC,N,OV,Z              |  |
|                    |                      | SUB    | Wb,#lit5,Wd     | Wd = Wb - lit5                          | 1   | 1              | C,DC,N,OV,Z              |  |
| 61                 | SUBB                 | SUBB   | f               | $f = f - WREG - (\overline{C})$         | 1   | 1              | C,DC,N,OV,Z              |  |
|                    |                      | SUBB   | f,WREG          | $WREG = f - WREG - (\overline{C})$      | ction (Wn) + 1 times         1         1           asset         1         1         3 (2)           pt         1         3 (2)           n Wn         1         3 (2)           utine         1         3 (2)           ugh Carry f         1         1           aft through Carry ff         1         1           carry f         1         1           carry f         1         1           carry f         1         1           carry f         1         1           cody Carry ff         1         1           ough Carry ff         1         1           int ff         1         1           int ff | C,DC,N,OV,Z    |                          |  |
|                    |                      | SUBB   | #lit10,Wn       | $Wn = Wn - lit10 - (\overline{C})$      |   |                | C,DC,N,OV,Z              |  |
|                    |                      |        |                 | $Wd = Wb - Ws - (\overline{C})$         |   |                |                          |  |
|                    |                      | SUBB   | Wb,Ws,Wd        |   |   |                | C,DC,N,OV,Z              |  |
|                    |                      | SUBB   | Wb,#lit5,Wd     | Wd = Wb - lit5 - (C)                    | -   |                | C,DC,N,OV,Z              |  |
| 62                 | SUBR                 | SUBR   | f               | f = WREG – f                            |   |                | C,DC,N,OV,Z              |  |
|                    |                      | SUBR   | f,WREG          | WREG = WREG – f                         |   |                | C,DC,N,OV,Z              |  |
|                    |                      | SUBR   | Wb,Ws,Wd        | Wd = Ws - Wb                            |   |                | C,DC,N,OV,Z              |  |
|                    |                      | SUBR   | Wb,#lit5,Wd     | Wd = lit5 – Wb                          |   |                | C,DC,N,OV,Z              |  |
| 63                 | SUBBR                | SUBBR  | f               | f = WREG - f - (C)                      | 1   | 1              | C,DC,N,OV,Z              |  |
|                    |                      | SUBBR  | f,WREG          | WREG = WREG - f - $(\overline{C})$      | 1   | 1              | C,DC,N,OV,Z              |  |
|                    |                      | SUBBR  | Wb,Ws,Wd        | $Wd = Ws - Wb - (\overline{C})$         | 1   | 1              | C,DC,N,OV,Z              |  |
|                    |                      | SUBBR  | Wb,#lit5,Wd     | $Wd = Iit5 - Wb - (\overline{C})$       | 1   | 1              | C,DC,N,OV,Z              |  |
| 64                 | SWAP                 | SWAP.b | Wn              | Wn = nibble swap Wn                     | 1   | 1              | None                     |  |
|                    |                      | SWAP   | Wn              | Wn = byte swap Wn                       | 1   | 1              | None                     |  |
| 65                 | TBLRDH               | TBLRDH | Ws,Wd           | Read Prog<23:16> to Wd<7:0>             | 1   | 2              | None                     |  |
| 66                 | TBLRDL               | TBLRDL | Ws,Wd           | Read Prog<15:0> to Wd                   | 1   | 2              | None                     |  |
| 67                 | TBLWTH               | TBLWTH | Ws,Wd           | Write Ws<7:0> to Prog<23:16>            | 1   | 2              | None                     |  |
| 68                 | TBLWTL               | TBLWTL | Ws,Wd           | Write Ws to Prog<15:0>                  | 1   | 2              | None                     |  |

| Base<br>Instr<br># | Assembly<br>Mnemonic |      | Assembly Syntax | Description          | # of<br>Words | # of<br>Cycles | Status Flags<br>Affected |
|--------------------|----------------------|------|-----------------|----------------------|---------------|----------------|--------------------------|
| 69                 | ULNK                 | ULNK |                 | Unlink Frame Pointer | 1             | 1              | None                     |
| 70                 | XOR                  | XOR  | f               | f = f .XOR. WREG     | 1             | 1              | N,Z                      |
|                    |                      | XOR  | f,WREG          | WREG = f .XOR. WREG  | 1             | 1              | N,Z                      |
|                    |                      | XOR  | #lit10,Wn       | Wd = lit10 .XOR. Wd  | 1             | 1              | N,Z                      |
|                    |                      | XOR  | Wb,Ws,Wd        | Wd = Wb .XOR. Ws     | 1             | 1              | N,Z                      |
|                    |                      | XOR  | Wb,#lit5,Wd     | Wd = Wb .XOR. lit5   | 1             | 1              | N,Z                      |
| 71                 | ZE                   | ZE   | Ws,Wnd          | Wnd = Zero-extend Ws | 1             | 1              | C,Z,N                    |

NOTES:

# 27.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers and dsPIC<sup>®</sup> digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
  - MPLAB<sup>®</sup> IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C for Various Device Families
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit<sup>™</sup> 3 Debug Express
- Device Programmers
  - PICkit<sup>™</sup> 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

### 27.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

### 27.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

## 27.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

# 27.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
   assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 27.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 27.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

## 27.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

## 27.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 27.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

# 27.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and of PIC<sup>®</sup> dsPIC® programming and Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 27.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows<sup>®</sup> programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 in-circuit debugging on most PIC® enables microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

# 27.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

### 27.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

# 28.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

# Absolute Maximum Ratings<sup>(1)</sup>

| Ambient temperature under bias  |                |
|---|----------------|
| Storage temperature   | 65°C to +160°C |
| Voltage on VDD with respect to Vss  | 0.3V to +4.0V  |
| Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(4)</sup>     |                |
| Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(4)}$      | 0.3V to +5.6V  |
| Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V <sup>(4)</sup> | -0.3V to 3.6V  |
| Voltage on VCAP with respect to VSS   | 2.25V to 2.75V |
| Maximum current out of Vss pin  |                |
| Maximum current into VDD pin <sup>(2)</sup>                                       | 250 mA         |
| Maximum output current sunk by any I/O pin <sup>(3)</sup>                         | 4 mA           |
| Maximum output current sourced by any I/O pin <sup>(3)</sup>                      | 4 mA           |
| Maximum current sunk by all ports   |                |
| Maximum current sourced by all ports <sup>(2)</sup>                               | 200 mA         |

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 28-2).
  - **3:** Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
  - 4: See the "Pin Diagrams" section for 5V tolerant pins.

### 28.1 DC Characteristics

### TABLE 28-1: OPERATING MIPS VS. VOLTAGE

|                |                         |                       | Max MIPS   |  |
|----------------|-------------------------|-----------------------|--|--|
| Characteristic | VDD Range<br>(in Volts) | Temp Range<br>(in °C) | PIC24HJ32GP302/304,<br>PIC24HJ64GPX02/X04 and<br>PIC24HJ128GPX02/X04 |  |
|                | 3.0-3.6V                | -40°C to +85°C        | 40   |  |
|                | 3.0-3.6V                | -40°C to +125°C       | 40   |  |

### TABLE 28-2: THERMAL OPERATING CONDITIONS

| Rating  | Symbol | Min         | Тур         | Max  | Unit |
|---|--------|-------------|-------------|------|------|
| Industrial Temperature Devices  |        |             |             |      |      |
| Operating Junction Temperature Range  | TJ     | -40         | _           | +125 | °C   |
| Operating Ambient Temperature Range   | TA     | -40         | —           | +85  | °C   |
| Extended Temperature Devices  |        |             |             |      |      |
| Operating Junction Temperature Range  | TJ     | -40         | _           | +155 | °C   |
| Operating Ambient Temperature Range   | TA     | -40         |             | +125 | °C   |
| Power Dissipation:<br>Internal chip power dissipation:<br>$PINT = VDD x (IDD - \Sigma IOH)$ | PD     | PINT + PI/O |             |      | W    |
| I/O Pin Power Dissipation:<br>$I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$     |        |             |             |      |      |
| Maximum Allowed Power Dissipation   | PDMAX  | (           | TJ — TA)/θ. | JA   | W    |

#### TABLE 28-3: THERMAL PACKAGING CHARACTERISTICS

| Characteristic                           | Symbol | Тур | Max | Unit | Notes |
|--|--------|-----|-----|------|-------|
| Package Thermal Resistance, 44-pin QFN   | θja    | 30  | —   | °C/W | 1     |
| Package Thermal Resistance, 44-pin TFQP  | θја    | 40  | —   | °C/W | 1     |
| Package Thermal Resistance, 28-pin SPDIP | θја    | 45  |     | °C/W | 1     |
| Package Thermal Resistance, 28-pin SOIC  | θja    | 50  | _   | °C/W | 1     |
| Package Thermal Resistance, 28-pin QFN-S | θја    | 30  | —   | °C/W | 1     |

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

### TABLE 28-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHA       | ARACTER   | ISTICS  | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial<br>$-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended |   |      |      |   |  |
|--------------|-----------|---|---|---|------|------|---|--|
| Param<br>No. | Symbol    | Characteristic  | Min Typ <sup>(1)</sup> Max Units Conditions   |   |      |      |   |  |
| Operati      | ng Voltag | 9   |   |   |      |      |   |  |
| DC10         | Supply V  | oltage  |   |   |      |      |   |  |
|              | Vdd       |   | 3.0   |   | 3.6  | V    | Industrial and Extended                                 |  |
| DC12         | Vdr       | RAM Data Retention Voltage <sup>(2)</sup>                               | 1.8   | _ | _    | V    | —   |  |
| DC16         | VPOR      | VDD <b>Start Voltage</b><br>to ensure internal<br>Power-on Reset signal | —   | — | Vss  | V    | _   |  |
| DC17         | SVDD      | <b>VDD Rise Rate</b><br>to ensure internal<br>Power-on Reset signal     | 0.03  | _ | —    | V/ms | 0-3.0V in 0.1s  |  |
| DC18         | VCORE     | VDD Core <sup>(3)</sup><br>Internal regulator voltage                   | 2.25  | _ | 2.75 | V    | Voltage is dependent on<br>load, temperature and<br>VDD |  |

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

| DC CHARACT       | ERISTICS                  |     | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |            |        |           |  |  |  |
|------------------|---------------------------|-----|--|------------|--------|-----------|--|--|--|
| Parameter<br>No. | Typical <sup>(1)</sup>    | Max | Units  | Conditions |        |           |  |  |  |
| Operating Cur    | rent (IDD) <sup>(2)</sup> |     |  |            |        |           |  |  |  |
| DC20d            | 18                        | 21  | mA   | -40°C      |        |           |  |  |  |
| DC20a            | 18                        | 22  | mA   | +25°C      | 3.3∨   | 10 MIPS   |  |  |  |
| DC20b            | 18                        | 22  | mA   | +85°C      | 3.3V   | 10 10173  |  |  |  |
| DC20c            | 18                        | 25  | mA   | +125°C     |        |           |  |  |  |
| DC21d            | 30                        | 35  | mA   | -40°C      |        | 16 MIPS   |  |  |  |
| DC21a            | 30                        | 34  | mA   | +25°C      | 3.3∨   |           |  |  |  |
| DC21b            | 30                        | 34  | mA   | +85°C      | 3.3V   | 10 101195 |  |  |  |
| DC21c            | 30                        | 36  | mA   | +125°C     |        |           |  |  |  |
| DC22d            | 34                        | 42  | mA   | -40°C      |        |           |  |  |  |
| DC22a            | 34                        | 41  | mA   | +25°C      | 2.21/  |           |  |  |  |
| DC22b            | 34                        | 42  | mA   | +85°C      | - 3.3V | 20 MIPS   |  |  |  |
| DC22c            | 35                        | 44  | mA   | +125°C     |        |           |  |  |  |
| DC23d            | 49                        | 58  | mA   | -40°C      |        | 1         |  |  |  |
| DC23a            | 49                        | 57  | mA   | +25°C      | 2.21/  | 20 МІРС   |  |  |  |
| DC23b            | 49                        | 57  | mA   | +85°C      | - 3.3V | 30 MIPS   |  |  |  |
| DC23c            | 49                        | 60  | mA   | +125°C     | 1      |           |  |  |  |
| DC24d            | 63                        | 75  | mA   | -40°C      |        |           |  |  |  |
| DC24a            | 63                        | 74  | mA   | +25°C      | 2.2)/  |           |  |  |  |
| DC24b            | 63                        | 74  | mA   | +85°C      | - 3.3V | 40 MIPS   |  |  |  |
| DC24c            | 63                        | 76  | mA   | +125°C     |        |           |  |  |  |

### TABLE 28-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

| DC CHARACT       | ERISTICS               |            | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |                  |      |            |  |  |  |  |
|------------------|------------------------|------------|--|------------------|------|------------|--|--|--|--|
| Parameter<br>No. | Typical <sup>(1)</sup> | Max        | Units  | Conditions       |      |            |  |  |  |  |
| Idle Current (II | DLE): Core OF          | F Clock ON | Base Curren  | t <sup>(2)</sup> |      |            |  |  |  |  |
| DC40d            | 8                      | 10         | mA   | -40°C            |      |            |  |  |  |  |
| DC40a            | 8                      | 10         | mA   | +25°C            |      | 10 MIPS    |  |  |  |  |
| DC40b            | 9                      | 10         | mA   | +85°C            | 3.3V | TO MIPS    |  |  |  |  |
| DC40c            | 10                     | 13         | mA   | +125°C           |      |            |  |  |  |  |
| DC41d            | 13                     | 15         | mA   | -40°C            |      |            |  |  |  |  |
| DC41a            | 13                     | 15         | mA   | +25°C            | 3.3∨ | 16 MIPS    |  |  |  |  |
| DC41b            | 13                     | 16         | mA   | +85°C            | 3.3V | 10 1011-5  |  |  |  |  |
| DC41c            | 13                     | 19         | mA   | +125°C           |      |            |  |  |  |  |
| DC42d            | 15                     | 18         | mA   | -40°C            |      | 20 MIPS    |  |  |  |  |
| DC42a            | 16                     | 18         | mA   | +25°C            | 3.3∨ |            |  |  |  |  |
| DC42b            | 16                     | 19         | mA   | +85°C            | 3.3V |            |  |  |  |  |
| DC42c            | 17                     | 22         | mA   | +125°C           |      |            |  |  |  |  |
| DC43a            | 23                     | 27         | mA   | +25°C            |      |            |  |  |  |  |
| DC43d            | 23                     | 26         | mA   | -40°C            | 3.3∨ | 30 MIPS    |  |  |  |  |
| DC43b            | 24                     | 28         | mA   | +85°C            | 3.3V | 30 IVIIF 3 |  |  |  |  |
| DC43c            | 25                     | 31         | mA   | +125°C           |      |            |  |  |  |  |
| DC44d            | 31                     | 42         | mA   | -40°C            |      |            |  |  |  |  |
| DC44a            | 31                     | 36         | mA   | +25°C            | 3.3∨ | 40 MIPS    |  |  |  |  |
| DC44b            | 32                     | 39         | mA   | +85°C            | 3.37 | 40 101153  |  |  |  |  |
| DC44c            | 34                     | 43         | mA   | +125°C           |      |            |  |  |  |  |

### TABLE 28-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

### TABLE 28-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

| DC CHARACTERISTICS       Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)       Operating temperature         -40°C ≤ TA ≤ +85°C for Industria         -40°C ≤ TA ≤ +125°C for Extended |                        |      |       |        |            | +85°C for Industrial                           |  |  |  |  |
|--|------------------------|------|-------|--------|------------|--|--|--|--|--|
| Parameter<br>No.   | Typical <sup>(1)</sup> | Max  | Units |        | Conditions |  |  |  |  |  |
| Power-Down Current (IPD) <sup>(2)</sup>  |                        |      |       |        |            |  |  |  |  |  |
| DC60d  | 24                     | 68   | μA    | -40°C  |            |  |  |  |  |  |
| DC60a  | 28                     | 87   | μA    | +25°C  | 2.21/      | Base Power-Down Current <sup>(2,4)</sup>       |  |  |  |  |
| DC60b  | 124                    | 292  | μΑ    | +85°C  | 3.3V       | Base Power-Down Current                        |  |  |  |  |
| DC60c  | 350                    | 1000 | μΑ    | +125°C |            |  |  |  |  |  |
| DC61d  | 8                      | 13   | μA    | -40°C  |            |  |  |  |  |  |
| DC61a  | 10                     | 15   | μA    | +25°C  | 2.21/      | Watchdog Timer Current: $\Delta I W D T^{(3)}$ |  |  |  |  |
| DC61b  | 12                     | 20   | μA    | +85°C  | 3.3V       |  |  |  |  |  |
| DC61c  | 13                     | 25   | μA    | +125°C | 1          |  |  |  |  |  |

**Note 1:** Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

**3:** The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

### TABLE 28-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

| DC CHARACTERI                            | STICS | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ |       |       |        |            |         |  |
|--|-------|---|-------|-------|--------|------------|---------|--|
| Parameter No. Typical <sup>(1)</sup> Max |       |   |       | Units |        | Conditions |         |  |
| DC73a                                    | 20    | 50  | 1:2   | mA    |        |            |         |  |
| DC73f                                    | 17    | 30  | 1:64  | mA    | -40°C  | 3.3V       | 40 MIPS |  |
| DC73g                                    | 17    | 30  | 1:128 | mA    |        |            |         |  |
| DC70a                                    | 20    | 50  | 1:2   | mA    |        | 3.3V       |         |  |
| DC70f                                    | 17    | 30  | 1:64  | mA    | +25°C  |            | 40 MIPS |  |
| DC70g                                    | 17    | 30  | 1:128 | mA    |        |            |         |  |
| DC71a                                    | 20    | 50  | 1:2   | mA    |        |            |         |  |
| DC71f                                    | 17    | 30  | 1:64  | mA    | +85°C  | 3.3V       | 40 MIPS |  |
| DC71g                                    | 17    | 30  | 1:128 | mA    |        |            |         |  |
| DC72a                                    | 21    | 50  | 1:2   | mA    |        |            |         |  |
| DC72f                                    | 18    | 30  | 1:64  | mA    | +125°C | 3.3V       | 40 MIPS |  |
| DC72g                                    | 18    | 30  | 1:128 | mA    |        |            |         |  |

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

| DC CH/       | ARACTER | RISTICS  | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |                    |            |        |                        |
|--------------|---------|--|--|--------------------|------------|--------|------------------------|
| Param<br>No. | Symbol  | Characteristic   | Min  | Typ <sup>(1)</sup> | Max        | Units  | Conditions             |
|              | VIL     | Input Low Voltage  |  |                    |            |        |                        |
| DI10         |         | I/O pins   | Vss  | —                  | 0.2 Vdd    | V      |                        |
| DI11         |         | PMP pins   | Vss  | _                  | 0.15 Vdd   | V      | PMPTTL = 1             |
| DI15         |         | MCLR   | Vss  | _                  | 0.2 Vdd    | V      |                        |
| DI16         |         | I/O Pins with OSC1 or SOSCI  | Vss  | _                  | 0.2 Vdd    | V      |                        |
| DI18         |         | I/O Pins with SDAx, SCLx   | Vss  | _                  | 0.3 Vdd    | V      | SMbus disabled         |
| DI19         |         | I/O Pins with SDAx, SCLx   | Vss  | —                  | 0.8        | V      | SMbus enabled          |
|              | Vih     | Input High Voltage   |  |                    |            |        |                        |
| DI20         |         | I/O Pins Not 5V Tolerant <sup>(4)</sup><br>I/O Pins 5V Tolerant <sup>(4)</sup> | 0.7 VDD<br>0.7 VDD   | _                  | Vdd<br>5.5 | V<br>V | —                      |
| DI21         |         | I/O Pins Not 5V Tolerant with PMP <sup>(4)</sup>                               | 0.24 VDD + 0.8   | —                  | VDD        | V      |                        |
|              |         | I/O Pins 5V Tolerant with PMP <sup>(4)</sup>                                   | 0.24 VDD + 0.8   | —                  | 5.5        | V      |                        |
| DI28         |         | SDAx, SCLx   | 0.7 Vdd  | _                  | 5.5        | V      | SMbus disabled         |
| DI29         |         | SDAx, SCLx   | 2.1  | —                  | 5.5        | V      | SMbus enabled          |
|              | ICNPU   | CNx Pull-up Current  |  |                    |            |        |                        |
| DI30         |         |  | 50   | 250                | 400        | μA     | VDD = 3.3V, VPIN = VSS |

### TABLE 28-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- **5:** VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

| DC CH        | ARACTER | RISTICS                                 | Standard Ope<br>(unless other<br>Operating terr | wise state         | ed)  | itions: 3.0V to 3.6V<br>$0^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial |   |  |
|--------------|---------|---|---|--------------------|------|---|---|--|
|              |         |   |   | •                  |      |   | 5°C for Extended  |  |
| Param<br>No. | Symbol  | Characteristic                          | Min   | Тур <sup>(1)</sup> | Max  | Units   | Conditions  |  |
| -            | lı∟     | Input Leakage Current <sup>(2,3)</sup>  |   |                    |      |   |   |  |
| DI50         |         | I/O pins 5V Tolerant <sup>(4)</sup>     | —   | —                  | ±2   | μA  | Vss ≤VPIN ≤VDD,<br>Pin at high-impedance                                    |  |
| DI51         |         | I/O Pins Not 5V Tolerant <sup>(4)</sup> | _   | _                  | ±1   | μA  | Vss ⊴VPIN ⊴VDD,<br>Pin at high-impedance,<br>40°C ≤ TA ≤+85°C               |  |
| DI51a        |         | I/O Pins Not 5V Tolerant <sup>(4)</sup> | _   | _                  | ±2   | μA  | Shared with external<br>reference pins,<br>40°C ≤ TA ≤+85°C                 |  |
| DI51b        |         | I/O Pins Not 5V Tolerant <sup>(4)</sup> | _   | _                  | ±3.5 | μA  | Vss ≤VPIN ≤VDD, Pin<br>at high-impedance,<br>-40°C ≤TA ≤+125°C              |  |
| DI51c        |         | I/O Pins Not 5V Tolerant <sup>(4)</sup> | _   | -                  | ±8   | μA  | Analog pins shared<br>with external reference<br>pins,<br>-40°C ≤TA ≤+125°C |  |
| DI55         |         | MCLR                                    | _   | —                  | ±2   | μA  | Vss ⊴Vpin ⊴Vdd  |  |
| DI56         |         | OSC1                                    | —   | —                  | ±2   | μA  | Vss ⊴VPiN ⊴VDD,<br>XT and HS modes  |  |

#### TABLE 28-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- 5: VIL source < (VSS 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

| DC CH        | DC CHARACTERISTICS |   |                    | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ |                       |       |  |  |  |  |
|--------------|--------------------|---|--------------------|---|-----------------------|-------|--|--|--|--|
| Param<br>No. | Symbol             | Characteristic  | Min                | Typ <sup>(1)</sup>  | Max                   | Units | Conditions   |  |  |  |
| DI60a        | licl<br>lich       | Input Low Injection Current<br>Input High Injection Current           | 0                  | _   | <sub>-5</sub> (5,8)   | mA    | All pins except VDD,<br>VSS, AVDD, AVSS,<br>MCLR, VCAP, SOSCI,<br>SOSCO, and RB14<br>All pins except VDD,              |  |  |  |
| DIOOD        |                    |   | 0                  | _   | +5 <sup>(6,7,8)</sup> | mA    | VSS, AVDD, AVSS,<br>MCLR, VCAP, SOSCI,<br>SOSCO, RB14, and<br>digital 5V-tolerant<br>designated pins                   |  |  |  |
| DI60c        | ∑ист               | Total Input Injection Current<br>(sum of all I/O and control<br>pins) | -20 <sup>(9)</sup> |   | +20 <sup>(9)</sup>    | mA    | Absolute instantaneous<br>sum of all ± input<br>injection currents from<br>all I/O pins<br>(   IICL +   IICH   ) ≤∄ICT |  |  |  |

#### TABLE 28-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- **5:** VIL source < (VSS 0.3). Characterized but not tested.

**6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

# PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

| DC CHARACTERISTICS |        |                     | $\begin{array}{llllllllllllllllllllllllllllllllllll$ |   |     |   |                           |  |  |
|--------------------|--------|---------------------|--|---|-----|---|---------------------------|--|--|
| Param<br>No.       | Symbol | Characteristic      | Min Typ Max Units Conditions                         |   |     |   |                           |  |  |
|                    | Vol    | Output Low Voltage  |  |   |     |   |                           |  |  |
| DO10               |        | I/O ports           |  | — | 0.4 | V | IOL = 2 mA, VDD = 3.3V    |  |  |
| DO16               |        | OSC2/CLKO           | —  | — | 0.4 | V | Iol = 2 mA, Vdd = 3.3V    |  |  |
|                    | Voн    | Output High Voltage |  |   |     |   |                           |  |  |
| DO20               |        | I/O ports           | 2.40   | - | —   | V | Iон = -2.3 mA, Vdd = 3.3V |  |  |
| DO26               |        | OSC2/CLKO           | 2.41   | _ | —   | V | Iон = -1.3 mA, Vdd = 3.3V |  |  |

## TABLE 28-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

### TABLE 28-11: ELECTRICAL CHARACTERISTICS: BOR

| DC CHAR      | DC CHARACTERISTICS |   |  | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended |     |                    |       |            |  |  |
|--------------|--------------------|---|--|--|-----|--------------------|-------|------------|--|--|
| Param<br>No. | Symbol             | Characteristic  |  | Min <sup>(1)</sup>   | Тур | Max <sup>(1)</sup> | Units | Conditions |  |  |
| BO10         | VBOR               | BOR Event on VDD transition<br>high-to-low<br>BOR event is tied to VDD core voltage<br>decrease |  | 2.40   | _   | 2.55               | V     | _          |  |  |

**Note 1:** Parameters are for design guidance only and are not tested in manufacturing.

| DC CHA       | RACTER | ISTICS                               | (unless |                    | ise state | onditions: 3.0V to 3.6V<br>ed)<br>-40°C ≤ TA ≤+85°C for Industrial                        |  |  |  |
|--------------|--------|--------------------------------------|---------|--------------------|-----------|---|--|--|--|
|              |        |                                      | Operati | ng temp            | erature   | -40 C $\leq$ TA $\leq$ +85 C for Industrial<br>-40°C $\leq$ TA $\leq$ +125°C for Extended |  |  |  |
| Param<br>No. | Symbol | Characteristic                       | Min     | Typ <sup>(1)</sup> | Max       | Units   | Conditions   |  |  |
|              |        | Program Flash Memory                 |         |                    |           |   |  |  |  |
| D130a        | Eр     | Cell Endurance                       | 10,000  | —                  |           | E/W   | -40° C to +125° C  |  |  |
| D131         | Vpr    | VDD for Read                         | VMIN    | —                  | 3.6       | V   | VMIN = Minimum operating<br>voltage                        |  |  |
| D132B        | VPEW   | VDD for Self-Timed Write             | VMIN    | —                  | 3.6       | V   | VMIN = Minimum operating<br>voltage                        |  |  |
| D134         | TRETD  | Characteristic Retention             | 20      | —                  | —         | Year  | Provided no other specifications are violated              |  |  |
| D135         | IDDP   | Supply Current during<br>Programming | -       | 10                 | —         | mA  | _  |  |  |
| D136a        | Trw    | Row Write Time                       | 1.32    | —                  | 1.74      | ms  | TRW = 11064 FRC cycles,<br>TA = +85°C, See <b>Note 2</b>   |  |  |
| D136b        | Trw    | Row Write Time                       | 1.28    | —                  | 1.79      | ms  | TRW = 11064 FRC cycles,<br>TA = +125°C, See <b>Note 2</b>  |  |  |
| D137a        | Тре    | Page Erase Time                      | 20.1    | —                  | 26.5      | ms  | TPE = 168517 FRC cycles,<br>TA = +85°C, See <b>Note 2</b>  |  |  |
| D137b        | Тре    | Page Erase Time                      | 19.5    | —                  | 27.3      | ms  | TPE = 168517 FRC cycles,<br>TA = +125°C, See <b>Note 2</b> |  |  |
| D138a        | Tww    | Word Write Cycle Time                | 42.3    | —                  | 55.9      | μs  | Tww = 355 FRC cycles,<br>Ta = +85°C, See <b>Note 2</b>     |  |  |
| D138b        | Tww    | Word Write Cycle Time                | 41.1    | —                  | 57.6      | μs  | Tww = 355 FRC cycles,<br>Ta = +125°C, See <b>Note 2</b>    |  |  |

#### TABLE 28-12: DC CHARACTERISTICS: PROGRAM MEMORY

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 28-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

### TABLE 28-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

|  | Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |                                    |     |    |   |    |  |  |  |  |  |
|--|--|------------------------------------|-----|----|---|----|--|--|--|--|--|
| Param<br>No.         Symbol         Characteristics         Min         Typ         Max         Units         Comments |  |                                    |     |    |   |    |  |  |  |  |  |
|  | CEFC   | External Filter Capacitor<br>Value | 4.7 | 10 | — | μF | Capacitor must be low<br>series resistance<br>(< 5 Ohms) |  |  |  |  |


### 28.2 AC Characteristics and Timing Parameters

This section defines PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 AC characteristics and timing parameters.

#### TABLE 28-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

|                    | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)       |
|--------------------|---|
| AC CHARACTERISTICS | Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial |
|                    | -40°C ≤TA ≤+125°C for Extended  |
|                    | Operating voltage VDD range as described in Table 28-1.                     |


#### FIGURE 28-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



## TABLE 28-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

| Param<br>No. | Symbol | Characteristic        | Min | Тур | Max | Units | Conditions   |
|--------------|--------|-----------------------|-----|-----|-----|-------|--|
| DO50         | Cosc2  | OSC2/SOSC2 pin        | _   | _   | 15  |       | In XT and HS modes when<br>external clock is used to drive<br>OSC1 |
| DO56         | Сю     | All I/O pins and OSC2 | —   | —   | 50  | pF    | EC mode  |
| DO58         | Св     | SCLx, SDAx            | —   | —   | 400 | pF    | In l <sup>2</sup> C™ mode  |





#### TABLE 28-16: EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CHAI      | AC CHARACTERISTICS |  |  | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |                |                   |                          |  |  |  |  |
|--------------|--------------------|--|--|--|----------------|-------------------|--------------------------|--|--|--|--|
| Param<br>No. | Symb               | Characteristic   | Min Typ <sup>(1)</sup> Max Units Condition |  |                |                   |                          |  |  |  |  |
| OS10         | FIN                | External CLKI Frequency<br>(External clocks allowed only<br>in EC and ECPLL modes) | DC   | _  | 40             | MHz               | EC                       |  |  |  |  |
|              |                    | Oscillator Crystal Frequency   | 3.5<br>10                                  |  | 10<br>40<br>33 | MHz<br>MHz<br>kHz | XT<br>HS<br>Sosc         |  |  |  |  |
| OS20         | Tosc               | Tosc = 1/Fosc  | 12.5                                       |  | DC             | ns                |                          |  |  |  |  |
| OS25         | Тсү                | Instruction Cycle Time <sup>(2)</sup>  | 25   |  | DC             | ns                |                          |  |  |  |  |
| OS30         | TosL,<br>TosH      | External Clock in (OSC1)<br>High or Low Time                                       | 0.375 x Tosc                               | —  | 0.625 x Tosc   | ns                | EC                       |  |  |  |  |
| OS31         | TosR,<br>TosF      | External Clock in (OSC1)<br>Rise or Fall Time                                      | —  | —  | 20             | ns                | EC                       |  |  |  |  |
| OS40         | TckR               | CLKO Rise Time <sup>(3)</sup>  | —  | 5.2  |                | ns                | —                        |  |  |  |  |
| OS41         | TckF               | CLKO Fall Time <sup>(3)</sup>  | —  | 5.2  | —              | ns                | —                        |  |  |  |  |
| OS42         | Gм                 | External Oscillator<br>Transconductance <sup>(4)</sup>                             | 14   | 16   | 18             | mA/V              | VDD = 3.3V<br>TA = +25°C |  |  |  |  |

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

### TABLE 28-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

| AC CHARACTERISTICS |        |   | $\begin{array}{llllllllllllllllllllllllllllllllllll$ |     |                    |     |                                |                              |  |  |
|--------------------|--------|---|--|-----|--------------------|-----|--------------------------------|------------------------------|--|--|
| Param<br>No.       | Symbol | Characteris   | stic   | Min | Тур <sup>(1)</sup> | Max | Units                          | Conditions                   |  |  |
| OS50               | Fplli  | PLL Voltage Controlled<br>Oscillator (VCO) Input<br>Frequency Range |  | 0.8 |                    | 8   | MHz                            | ECPLL, HSPLL, XTPLL<br>modes |  |  |
| OS51               | Fsys   | On-Chip VCO System<br>Frequency                                     |  | 100 | —                  | 200 | MHz                            | —                            |  |  |
| OS52               | TLOCK  | PLL Start-up Time (Lock Time)                                       |  | 0.9 | 1.5                | 3.1 | mS                             | —                            |  |  |
| OS53               | DCLK   | CLKO Stability (Jitter  | -3   | 0.5 | 3                  | %   | Measured over 100 ms<br>period |                              |  |  |

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula::

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Peripheral Bit Rate Clock}}}$$

For example: Fosc = 32 MHz, DCLK = 3%, SPI bit rate clock, (i.e., SCK) is 2 MHz.

$$SPI SCK Jitter = \left\lfloor \frac{D_{CLK}}{\sqrt{\left(\frac{32 \ MHz}{2 \ MHz}\right)}} \right\rfloor = \left\lfloor \frac{3\%}{\sqrt{16}} \right\rfloor = \left\lfloor \frac{3\%}{4} \right\rfloor = 0.75\%$$

#### TABLE 28-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

| АС СНА       | RACTERISTICS                                      | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |     |     |       |   |  |  |  |  |  |
|--------------|---|---|-----|-----|-------|---|--|--|--|--|--|
| Param<br>No. | Characteristic                                    | Min   | Тур | Max | Units | Conditions  |  |  |  |  |  |
|              | Internal FRC Accuracy @ 7.3728 MHz <sup>(1)</sup> |   |     |     |       |   |  |  |  |  |  |
| F20          | FRC   | -2  | —   | +2  | %     | $-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = $3.0-3.6V$       |  |  |  |  |  |
|              | FRC   | -5  | _   | +5  | %     | $-40^{\circ}C \le TA \le +125^{\circ}C \qquad VDD = 3.0-3.6V$ |  |  |  |  |  |


**Note 1:** Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

#### TABLE 28-19: INTERNAL RC ACCURACY

| AC CH        | ARACTERISTICS                    | $\begin{array}{llllllllllllllllllllllllllllllllllll$ |     |     |       |  |  |  |  |
|--------------|----------------------------------|--|-----|-----|-------|--|--|--|--|
| Param<br>No. | Characteristic                   | Min  | Тур | Max | Units | Conditions   |  |  |  |
|              | LPRC @ 32.768 kHz <sup>(1)</sup> |  | _   |     |       |  |  |  |  |
| F21          | LPRC                             | -20  | ±6  | +20 | %     | $-40^{\circ}C \le TA \le +85^{\circ}C \qquad VDD = 3.0-3.6V$ |  |  |  |
|              | LPRC                             | -30  | _   | +30 | %     | $-40^{\circ}C \le TA \le +125^{\circ}C$ VDD = 3.0-3.6V       |  |  |  |

**Note 1:** Change of LPRC frequency as VDD changes.

### FIGURE 28-3: CLKO AND I/O TIMING CHARACTERISTICS




#### TABLE 28-20: I/O TIMING REQUIREMENTS

| AC CHARACTERISTICS |        |                       | $\begin{array}{llllllllllllllllllllllllllllllllllll$ |                    |     |       |            |   |  |
|--------------------|--------|-----------------------|--|--------------------|-----|-------|------------|---|--|
| Param<br>No.       | Symbol | Character             | Min  | Typ <sup>(1)</sup> | Max | Units | Conditions |   |  |
| DO31               | TioR   | Port Output Rise Tim  | е  | —                  | 10  | 25    | ns         | _ |  |
| DO32               | TIOF   | Port Output Fall Time | 9  | —                  | 10  | 25    | ns         |   |  |
| DI35               | TINP   | INTx Pin High or Low  | 20   |                    | _   | ns    |            |   |  |
| DI40               | Trbp   | CNx High or Low Tim   | 2  | —                  | —   | TCY   | _          |   |  |

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.






# TABLE 28-21:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

| АС СНА       | RACTER | ISTICS   | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |                                      |     |       |   |  |  |
|--------------|--------|--|--|--------------------------------------|-----|-------|---|--|--|
| Param<br>No. | Symbol | Characteristic <sup>(1)</sup>                                  | Min  | Тур <sup>(2)</sup>                   | Max | Units | Conditions  |  |  |
| SY10         | TMCL   | MCLR Pulse Width (low)   | 2  | _                                    | -   | μs    | -40°C to +85°C  |  |  |
| SY11         | TPWRT  | Power-up Timer Period  | -  | 2<br>4<br>8<br>16<br>32<br>64<br>128 | _   | ms    | -40°C to +85°C<br>User programmable   |  |  |
| SY12         | TPOR   | Power-on Reset Delay   | 3  | 10                                   | 30  | μs    | -40°C to +85°C  |  |  |
| SY13         | Tioz   | I/O High-Impedance from<br>MCLR Low or Watchdog<br>Timer Reset | 0.68   | 0.72                                 | 1.2 | μs    | _   |  |  |
| SY20         | TWDT1  | Watchdog Timer<br>Time-out Period                              | —  | _                                    | _   | _     | See Section 25.4<br>"Watchdog Timer (WDT)"<br>and LPRC specification F21<br>(Table 28-19) |  |  |
| SY30         | Тоѕт   | Oscillator Start-up Timer<br>Period                            | —  | 1024 Tosc                            | —   | —     | Tosc = OSC1 period  |  |  |
| SY35         | TFSCM  | Fail-Safe Clock Monitor<br>Delay                               | —  | 500                                  | 900 | μs    | -40°C to +85°C  |  |  |

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

### FIGURE 28-5: TIMER1, 2, 3 AND 4 EXTERNAL CLOCK TIMING CHARACTERISTICS



# TABLE 28-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS<sup>(1)</sup>

| AC CH        | AC CHARACTERISTICS    |  |                                |        | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |     |                  |       |  |  |  |
|--------------|-----------------------|--|--------------------------------|--------|--|-----|------------------|-------|--|--|--|
| Param<br>No. | Symbol Characteristic |  | eristic                        | ristic |  | Тур | Мах              | Units | Conditions                               |  |  |
| TA10         | ТтхН                  | TxCK High Time   | Synchror<br>no presca          |        | Tcy + 20   | —   | —                | ns    | Must also meet parameter TA15.           |  |  |
|              |                       |  | Synchror with pres             |        | (TCY + 20)/N   | _   | —                | ns    | N = prescale<br>value                    |  |  |
|              |                       |  | Asynchro                       | onous  | 20   |     | _                | ns    | (1, 8, 64, 256)                          |  |  |
| TA11         | TTXL                  | TxCK Low Time Synchro<br>no prese  |                                |        | (Tcy + 20)   | _   | —                | ns    | Must also meet parameter TA15.           |  |  |
|              |                       |  | Synchronous, with prescaler    |        | (TCY + 20)/N   | —   | —                | ns    | N = prescale<br>value                    |  |  |
|              |                       |  | Asynchronous                   |        | 20   |     | _                | ns    | (1, 8, 64, 256)                          |  |  |
| TA15         | ΤτχΡ                  | TxCK Input Period  | Synchronous,<br>no prescaler   |        | 2 Tcy + 40   | _   | —                | ns    | —  |  |  |
|              |                       |  | Synchronous,<br>with prescaler |        | Greater of:<br>40 ns or<br>(2 TCY + 40)/<br>N  | _   | _                | _     | N = prescale<br>value<br>(1, 8, 64, 256) |  |  |
|              |                       |  | Asynchro                       | onous  | 40   | _   | _                | ns    | —  |  |  |
| OS60         | Ft1                   | SOSCI/T1CK Osc<br>frequency Range (<br>enabled by setting<br>(T1CON<1>)) | oscillator                     |        | DC   | _   | 50               | kHz   | _  |  |  |
| TA20         | TCKEXTMRL             | Delay from Extern<br>Edge to Timer Incr                                  |                                | Clock  | 0.75 Tcy +<br>40   |     | 1.75 Tcy +<br>40 | —     | —  |  |  |

**Note 1:** Timer1 is a Type A.

| TABLE 28-23: | TIMER2 AND TIMER 4 EXTERNAL CLOCK TIMING REQUIREMENTS |
|--------------|---|
|--------------|---|

| АС СН        | AC CHARACTERISTICS |                                       |                |                       | Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)       -40°C ≤TA ≤+85°C for Industrial         Operating temperature       -40°C ≤TA ≤+125°C for Extended |     |               |       |  |  |
|--------------|--------------------|---------------------------------------|----------------|-----------------------|--|-----|---------------|-------|--|--|
| Param<br>No. | Symbol             | Characteristic                        |                | ic <sup>(1)</sup> Min |  | Тур | Мах           | Units | Conditions   |  |
| TB10         | TtxH               | TxCK High<br>Time                     | Synchr<br>mode | onous                 | Greater of:<br>20 or<br>(TcY + 20)/N   |     | _             | ns    | Must also meet<br>parameter TB15<br>N = prescale<br>value<br>(1, 8, 64, 256) |  |
| TB11         | TtxL               | TxCK Low<br>Time                      | Synchr<br>mode | onous                 | Greater of:<br>20 or<br>(Tcy + 20)/N   | _   |               | ns    | Must also meet<br>parameter TB15<br>N = prescale<br>value<br>(1, 8, 64, 256) |  |
| TB15         | TtxP               | TxCK<br>Input<br>Period               | Synchr<br>mode | onous                 | Greater of:<br>40 or<br>(2 TCY + 40)/N   | —   | _             | ns    | N = prescale<br>value<br>(1, 8, 64, 256)                                     |  |
| TB20         | TCKEXTMRL          | Delay from<br>Clock Edge<br>Increment |                |                       | 0.75 Tcy + 40  | _   | 1.75 Tcy + 40 | ns    |  |  |


Note 1: These parameters are characterized, but are not tested in manufacturing.

| AC CHARACTERISTICS |           |   |                           | Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended |     |               |       |  |  |  |
|--------------------|-----------|---|---------------------------|--|-----|---------------|-------|--|--|--|
| Param<br>No.       | Symbol    | Charac  | teristic <sup>(1)</sup>   | Min  | Тур | Мах           | Units | Conditions                               |  |  |
| TC10               | TtxH      | TxCK High<br>Time   | Synchronous               | Tcy + 20   | —   | —             | ns    | Must also meet parameter TC15            |  |  |
| TC11               | TtxL      | TxCK Low<br>Time  | Synchronous               | Tcy + 20   | —   | —             | ns    | Must also meet parameter TC15            |  |  |
| TC15               | TtxP      | TxCK Input<br>Period  | Synchronous with prescale |  | _   | _             | ns    | N = prescale<br>value<br>(1, 8, 64, 256) |  |  |
| TC20               | TCKEXTMRL | Delay from External TxCl<br>Clock Edge to Timer Incre<br>ment |                           | 0.75 Tcy + 40  |     | 1.75 Tcy + 40 | ns    |  |  |  |

Note 1: These parameters are characterized, but are not tested in manufacturing.

# PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

#### FIGURE 28-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




#### TABLE 28-25: INPUT CAPTURE TIMING REQUIREMENTS

| AC CHARACTERISTICS            |      |                     | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial<br>$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |              |     |       |                                  |  |  |
|-------------------------------|------|---------------------|---|--------------|-----|-------|----------------------------------|--|--|
| Param<br>No. Symbol Character |      |                     | ristic <sup>(1)</sup>   | Min          | Max | Units | Conditions                       |  |  |
| IC10                          | TccL | ICx Input Low Time  | No Prescaler  | 0.5 TCY + 20 |     | ns    |                                  |  |  |
|                               |      |                     | With Prescaler  | 10           |     | ns    |                                  |  |  |
| IC11                          | TccH | ICx Input High Time | No Prescaler  | 0.5 Tcy + 20 | _   | ns    | _                                |  |  |
|                               |      |                     | With Prescaler  | 10           | _   | ns    |                                  |  |  |
| IC15                          | TccP | ICx Input Period    |   | (Tcy + 40)/N | _   | ns    | N = prescale<br>value (1, 4, 16) |  |  |

Note 1: These parameters are characterized but not tested in manufacturing.

### FIGURE 28-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




#### TABLE 28-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

| AC CHARACTERISTICS |        |                               | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |     |     |       |                    |  |  |
|--------------------|--------|-------------------------------|--|-----|-----|-------|--------------------|--|--|
| Param<br>No.       | Symbol | Characteristic <sup>(1)</sup> | Min  | Тур | Мах | Units | Conditions         |  |  |
| OC10               | TccF   | OCx Output Fall Time          | —  | _   | _   | ns    | See parameter D032 |  |  |
| OC11               | TccR   | OCx Output Rise Time          | — — ns See parameter D031  |     |     |       |                    |  |  |

Note 1: These parameters are characterized but not tested in manufacturing.

### FIGURE 28-8: OC/PWM MODULE TIMING CHARACTERISTICS



#### TABLE 28-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS


| AC CHAI      | AC CHARACTERISTICS |                                  |          | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended |          |       |            |  |  |
|--------------|--------------------|----------------------------------|----------|--|----------|-------|------------|--|--|
| Param<br>No. | Symbol             | Characteristic <sup>(1)</sup>    | Min      | Тур  | Max      | Units | Conditions |  |  |
| OC15         | Tfd                | Fault Input to PWM I/O<br>Change | —        | _  | Tcy + 20 | ns    | _          |  |  |
| OC20         | TFLT               | Fault Input Pulse Width          | TCY + 20 | _  | —        | ns    | —          |  |  |

Note 1: These parameters are characterized but not tested in manufacturing.


| AC CHARAC            | CTERISTICS                               |   | Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended |         |     |     |  |  |
|----------------------|--|---|--|---------|-----|-----|--|--|
| Maximum<br>Data Rate | Master<br>Transmit Only<br>(Half-Duplex) | Master<br>Transmit/Receive<br>(Full-Duplex) | Slave<br>Transmit/Receive<br>(Full-Duplex)   | СКЕ СКР |     | SMP |  |  |
| 15 Mhz               | Table 28-29                              | —   |  | 0,1     | 0,1 | 0,1 |  |  |
| 9 Mhz                | —  | Table 28-30                                 | —  | 1       | 0,1 | 1   |  |  |
| 9 Mhz                | —  | Table 28-31                                 |  | 0       | 0,1 | 1   |  |  |
| 15 Mhz               | —  | —   | Table 28-32  | 1       | 0   | 0   |  |  |
| 11 Mhz               | —  | —   | Table 28-33  | 1       | 1   | 0   |  |  |
| 15 Mhz               | —  | —   | Table 28-34  | 0       | 1   | 0   |  |  |
| 11 Mhz               | _  |   | Table 28-35  | 0       | 0   | 0   |  |  |

#### TABLE 28-28: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

### FIGURE 28-9: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS



# FIGURE 28-10: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS




| AC CHARACTERISTICS |                       |  | Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended |                    |            |     |                               |  |  |
|--------------------|-----------------------|--|--|--------------------|------------|-----|-------------------------------|--|--|
| Param<br>No.       | Symbol                | Characteristic <sup>(1)</sup>                | Min  | Тур <sup>(2)</sup> | Conditions |     |                               |  |  |
| SP10               | TscP                  | Maximum SCK Frequency                        | _  | _                  | 15         | MHz | See Note 3                    |  |  |
| SP20               | TscF                  | SCKx Output Fall Time                        | —  | —                  |            | ns  | See parameter DO32 and Note 4 |  |  |
| SP21               | TscR                  | SCKx Output Rise Time                        | —  | —                  | _          | ns  | See parameter DO31 and Note 4 |  |  |
| SP30               | TdoF                  | SDOx Data Output Fall Time                   | -  | —                  |            | ns  | See parameter DO32 and Note 4 |  |  |
| SP31               | TdoR                  | SDOx Data Output Rise Time                   | -  | —                  |            | ns  | See parameter DO31 and Note 4 |  |  |
| SP35               | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after<br>SCKx Edge    | —  | 6                  | 20         | ns  | _                             |  |  |
| SP36               | TdiV2scH,<br>TdiV2scL | SDOx Data Output Setup to<br>First SCKx Edge | 30   |                    |            | ns  | —                             |  |  |

### TABLE 28-29: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.



# FIGURE 28-11: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = X, SMP = 1) TIMING CHARACTERISTICS

# TABLE 28-30:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING<br/>REQUIREMENTS


| AC CHA       | AC CHARACTERISTICS    |   |   | Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended |    |     |                               |  |  |
|--------------|-----------------------|---|---|--|----|-----|-------------------------------|--|--|
| Param<br>No. | Symbol                | Characteristic <sup>(1)</sup>                 | Min Typ <sup>(2)</sup> Max Units Conditions |  |    |     |                               |  |  |
| SP10         | TscP                  | Maximum SCK Frequency                         | —   | —  | 9  | MHz | See Note 3                    |  |  |
| SP20         | TscF                  | SCKx Output Fall Time                         | —   | —  | _  | ns  | See parameter DO32 and Note 4 |  |  |
| SP21         | TscR                  | SCKx Output Rise Time                         | —   | —  | _  | ns  | See parameter DO31 and Note 4 |  |  |
| SP30         | TdoF                  | SDOx Data Output Fall Time                    | —   | —  | _  | ns  | See parameter DO32 and Note 4 |  |  |
| SP31         | TdoR                  | SDOx Data Output Rise Time                    | —   |  | —  | ns  | See parameter DO31 and Note 4 |  |  |
| SP35         | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after<br>SCKx Edge     | —   | 6  | 20 | ns  | —                             |  |  |
| SP36         | TdoV2sc,<br>TdoV2scL  | SDOx Data Output Setup to<br>First SCKx Edge  | 30  |  | —  | ns  | —                             |  |  |
| SP40         | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data<br>Input to SCKx Edge | 30  | —  | _  | ns  | —                             |  |  |
| SP41         | TscH2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge     | 30  | —  | —  | ns  | —                             |  |  |

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.






# TABLE 28-31:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING<br/>REQUIREMENTS


| АС СНА       | RACTERIST             | Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended |   |   |    |     |   |  |  |
|--------------|-----------------------|--|---|---|----|-----|---|--|--|
| Param<br>No. | Symbol                | Characteristic <sup>(1)</sup>  | Min Typ <sup>(2)</sup> Max Units Conditions |   |    |     |   |  |  |
| SP10         | TscP                  | Maximum SCK Frequency  | _   | _ | 9  | MHz | -40°C to +125°C and see <b>Note 3</b>   |  |  |
| SP20         | TscF                  | SCKx Output Fall Time  | _   | — | _  | ns  | See parameter DO32 and Note 4           |  |  |
| SP21         | TscR                  | SCKx Output Rise Time  | _   | — |    | ns  | See parameter DO31 and Note 4           |  |  |
| SP30         | TdoF                  | SDOx Data Output Fall Time   | _   | — |    | ns  | See parameter DO32<br>and <b>Note 4</b> |  |  |
| SP31         | TdoR                  | SDOx Data Output Rise Time   | _   | _ | _  | ns  | See parameter DO31 and <b>Note 4</b>    |  |  |
| SP35         | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after<br>SCKx Edge  | _   | 6 | 20 | ns  | _                                       |  |  |
| SP36         | TdoV2scH,<br>TdoV2scL | SDOx Data Output Setup to<br>First SCKx Edge   | 30  | — |    | ns  |   |  |  |
| SP40         | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data<br>Input to SCKx Edge  | 30  | _ |    | ns  |   |  |  |
| SP41         | TscH2diL,<br>TscL2diL | Hold Time of SDIx Data Input<br>to SCKx Edge   | 30  |   |    | ns  | _                                       |  |  |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.






# TABLE 28-32:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING<br/>REQUIREMENTS


| АС СНА       | ARACTERIS             | Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended |              |                    |     |       |                               |
|--------------|-----------------------|--|--------------|--------------------|-----|-------|-------------------------------|
| Param<br>No. | Symbol                | Characteristic <sup>(1)</sup>  | Min          | Тур <sup>(2)</sup> | Max | Units | Conditions                    |
| SP70         | TscP                  | Maximum SCK Input Frequency  | —            | —                  | 15  | MHz   | See Note 3                    |
| SP72         | TscF                  | SCKx Input Fall Time   | —            | —                  | _   | ns    | See parameter DO32 and Note 4 |
| SP73         | TscR                  | SCKx Input Rise Time   | _            |                    | —   | ns    | See parameter DO31 and Note 4 |
| SP30         | TdoF                  | SDOx Data Output Fall Time   | —            | —                  | _   | ns    | See parameter DO32 and Note 4 |
| SP31         | TdoR                  | SDOx Data Output Rise Time   | —            | —                  | _   | ns    | See parameter DO31 and Note 4 |
| SP35         | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after<br>SCKx Edge  | —            | 6                  | 20  | ns    | _                             |
| SP36         | TdoV2scH,<br>TdoV2scL | SDOx Data Output Setup to<br>First SCKx Edge   | 30           | —                  | _   | ns    | _                             |
| SP40         | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge   | 30           | —                  | _   | ns    | —                             |
| SP41         | TscH2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge  | 30           | —                  | _   | ns    | —                             |
| SP50         | TssL2scH,<br>TssL2scL | SSx ↓to SCKx ↑ or SCKx Input   | 120          | -                  |     | ns    | _                             |
| SP51         | TssH2doZ              | SSx  | 10           | —                  | 50  | ns    | _                             |
| SP52         | TscH2ssH<br>TscL2ssH  | SSx after SCKx Edge  | 1.5 Tcy + 40 | —                  |     | ns    | See Note 4                    |
| SP60         | TssL2doV              | SDOx Data Output Valid after<br>SSx Edge   | —            | —                  | 50  | ns    | —                             |

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.






# TABLE 28-33:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING<br/>REQUIREMENTS


| АС СНА       | AC CHARACTERISTICS    |  |                            | Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended |    |       |                               |  |  |
|--------------|-----------------------|--|----------------------------|--|----|-------|-------------------------------|--|--|
| Param<br>No. | Symbol                | Characteristic <sup>(1)</sup>                                | Min Typ <sup>(2)</sup> Max |  |    | Units | Conditions                    |  |  |
| SP70         | TscP                  | Maximum SCK Input Frequency                                  | _                          |  | 11 | MHz   | See Note 3                    |  |  |
| SP72         | TscF                  | SCKx Input Fall Time   | —                          | _  | _  | ns    | See parameter DO32 and Note 4 |  |  |
| SP73         | TscR                  | SCKx Input Rise Time   | —                          |  |    | ns    | See parameter DO31 and Note 4 |  |  |
| SP30         | TdoF                  | SDOx Data Output Fall Time                                   | —                          |  | _  | ns    | See parameter DO32 and Note 4 |  |  |
| SP31         | TdoR                  | SDOx Data Output Rise Time                                   | —                          | _  | _  | ns    | See parameter DO31 and Note 4 |  |  |
| SP35         | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after<br>SCKx Edge                    | —                          | 6  | 20 | ns    | —                             |  |  |
| SP36         | TdoV2scH,<br>TdoV2scL | SDOx Data Output Setup to<br>First SCKx Edge                 | 30                         | _  | _  | ns    | —                             |  |  |
| SP40         | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge                   | 30                         |  |    | ns    | —                             |  |  |
| SP41         | TscH2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge                    | 30                         |  |    | ns    | —                             |  |  |
| SP50         | TssL2scH,<br>TssL2scL | $\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input | 120                        |  | _  | ns    | —                             |  |  |
| SP51         | TssH2doZ              | SSx ↑ to SDOx Output<br>High-Impedance <sup>(4)</sup>        | 10                         | —  | 50 | ns    | —                             |  |  |
| SP52         | TscH2ssH<br>TscL2ssH  | SSx after SCKx Edge  | 1.5 TCY + 40               | _  |    | ns    | See Note 4                    |  |  |
| SP60         | TssL2doV              | SDOx Data Output Valid after<br>SSx Edge                     | —                          |  | 50 | ns    | —                             |  |  |

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.






# TABLE 28-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING<br/>REQUIREMENTS


| AC CHA       | AC CHARACTERISTICS    |  |              | Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended |     |       |                               |  |  |
|--------------|-----------------------|--|--------------|--|-----|-------|-------------------------------|--|--|
| Param<br>No. | Symbol                | Characteristic <sup>(1)</sup>                              | Min          | Тур <sup>(2)</sup>   | Max | Units | Conditions                    |  |  |
| SP70         | TscP                  | Maximum SCK Input Frequency                                | —            | _  | 15  | MHz   | See Note 3                    |  |  |
| SP72         | TscF                  | SCKx Input Fall Time                                       | —            | _  | _   | ns    | See parameter DO32 and Note 4 |  |  |
| SP73         | TscR                  | SCKx Input Rise Time                                       | —            | —  | _   | ns    | See parameter DO31 and Note 4 |  |  |
| SP30         | TdoF                  | SDOx Data Output Fall Time                                 | —            | _  | _   | ns    | See parameter DO32 and Note 4 |  |  |
| SP31         | TdoR                  | SDOx Data Output Rise Time                                 | —            | —  | _   | ns    | See parameter DO31 and Note 4 |  |  |
| SP35         | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after<br>SCKx Edge                  | —            | 6  | 20  | ns    | —                             |  |  |
| SP36         | TdoV2scH,<br>TdoV2scL | SDOx Data Output Setup to<br>First SCKx Edge               | 30           | _  | _   | ns    | —                             |  |  |
| SP40         | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge                 | 30           | —  |     | ns    | —                             |  |  |
| SP41         | TscH2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge                  | 30           | _  | -   | ns    | —                             |  |  |
| SP50         | TssL2scH,<br>TssL2scL | $\overline{SSx} \downarrow to SCKx \uparrow or SCKx Input$ | 120          | —  | _   | ns    | _                             |  |  |
| SP51         | TssH2doZ              | SSx  | 10           | —  | 50  | ns    | —                             |  |  |
| SP52         | TscH2ssH<br>TscL2ssH  | SSx after SCKx Edge  | 1.5 TCY + 40 | —  | _   | ns    | See Note 4                    |  |  |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.





# TABLE 28-35:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING<br/>REQUIREMENTS


| АС СНА       | AC CHARACTERISTICS    |  |              | Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended |     |       |                               |  |  |
|--------------|-----------------------|--|--------------|--|-----|-------|-------------------------------|--|--|
| Param<br>No. | Symbol                | Characteristic <sup>(1)</sup>                              | Min          | Тур <sup>(2)</sup>   | Max | Units | Conditions                    |  |  |
| SP70         | TscP                  | Maximum SCK Input Frequency                                | —            |  | 11  | MHz   | See Note 3                    |  |  |
| SP72         | TscF                  | SCKx Input Fall Time                                       | —            |  |     | ns    | See parameter DO32 and Note 4 |  |  |
| SP73         | TscR                  | SCKx Input Rise Time                                       | —            | _  | _   | ns    | See parameter DO31 and Note 4 |  |  |
| SP30         | TdoF                  | SDOx Data Output Fall Time                                 | —            | _  | _   | ns    | See parameter DO32 and Note 4 |  |  |
| SP31         | TdoR                  | SDOx Data Output Rise Time                                 | —            | _  | _   | ns    | See parameter DO31 and Note 4 |  |  |
| SP35         | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after<br>SCKx Edge                  | —            | 6  | 20  | ns    | —                             |  |  |
| SP36         | TdoV2scH,<br>TdoV2scL | SDOx Data Output Setup to<br>First SCKx Edge               | 30           | _  | _   | ns    | —                             |  |  |
| SP40         | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge                 | 30           |  |     | ns    | —                             |  |  |
| SP41         | TscH2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge                  | 30           |  | -   | ns    | —                             |  |  |
| SP50         | TssL2scH,<br>TssL2scL | $\overline{SSx} \downarrow to SCKx \uparrow or SCKx Input$ | 120          | _  | _   | ns    | —                             |  |  |
| SP51         | TssH2doZ              | SSx ↑ to SDOx Output<br>High-Impedance <sup>(4)</sup>      | 10           | _  | 50  | ns    | —                             |  |  |
| SP52         | TscH2ssH<br>TscL2ssH  | SSx after SCKx Edge  | 1.5 Tcy + 40 |  |     | ns    | See Note 4                    |  |  |

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.









| AC CHAI      | RACTER  | ISTICS            |                           | Standard Operatin<br>(unless otherwise<br>Operating tempera | stated) |       | V to 3.6V<br>+85°C for Industrial |  |  |  |
|--------------|---------|-------------------|---------------------------|---|---------|-------|-----------------------------------|--|--|--|
|              |         |                   |                           | -40°C $\leq$ TA $\leq$ +125°C for Extended                  |         |       |                                   |  |  |  |
| Param<br>No. | Symbol  | Characteristic    |                           | Min <sup>(1)</sup>  | Max     | Units | Conditions                        |  |  |  |
| M10          | TLO:SCL | Clock Low Time    | 100 kHz mode              | Tcy/2 (BRG + 1)   | _       | μs    | —                                 |  |  |  |
|              |         |                   | 400 kHz mode              | Tcy/2 (BRG + 1)   | —       | μs    | —                                 |  |  |  |
|              |         |                   | 1 MHz mode <sup>(2)</sup> | Tcy/2 (BRG + 1)   | —       | μs    | —                                 |  |  |  |
| M11          | THI:SCL | Clock High Time   | 100 kHz mode              | Tcy/2 (BRG + 1)   | _       | μs    | —                                 |  |  |  |
|              |         | -                 | 400 kHz mode              | Tcy/2 (BRG + 1)   | _       | μs    | —                                 |  |  |  |
|              |         |                   | 1 MHz mode <sup>(2)</sup> | Tcy/2 (BRG + 1)   | _       | μs    | —                                 |  |  |  |
| M20          | TF:SCL  | SDAx and SCLx     | 100 kHz mode              |   | 300     | ns    | CB is specified to be             |  |  |  |
|              |         | Fall Time         | 400 kHz mode              | 20 + 0.1 Св   | 300     | ns    | from 10 to 400 pF                 |  |  |  |
|              |         |                   | 1 MHz mode <sup>(2)</sup> | _   | 100     | ns    |                                   |  |  |  |
| M21          | TR:SCL  | SDAx and SCLx     | 100 kHz mode              |   | 1000    | ns    | CB is specified to be             |  |  |  |
|              |         | Rise Time         | 400 kHz mode              | 20 + 0.1 Св   | 300     | ns    | from 10 to 400 pF                 |  |  |  |
|              |         |                   | 1 MHz mode <sup>(2)</sup> |   | 300     | ns    |                                   |  |  |  |
| M25          | TSU:DAT | Data Input        | 100 kHz mode              | 250   | —       | ns    | _                                 |  |  |  |
|              |         | Setup Time        | 400 kHz mode              | 100   | —       | ns    |                                   |  |  |  |
|              |         |                   | 1 MHz mode <sup>(2)</sup> | 40  | _       | ns    | -                                 |  |  |  |
| M26          | THD:DAT | Data Input        | 100 kHz mode              | 0   | —       | μs    | _                                 |  |  |  |
|              |         | Hold Time         | 400 kHz mode              | 0   | 0.9     | μs    |                                   |  |  |  |
|              |         |                   | 1 MHz mode <sup>(2)</sup> | 0.2   | _       | μs    |                                   |  |  |  |
| M30          | TSU:STA | Start Condition   | 100 kHz mode              | Tcy/2 (BRG + 1)   | —       | μs    | Only relevant for                 |  |  |  |
|              |         | Setup Time        | 400 kHz mode              | Tcy/2 (BRG + 1)   | _       | μs    | Repeated Start                    |  |  |  |
|              |         |                   | 1 MHz mode <sup>(2)</sup> | Tcy/2 (BRG + 1)   | —       | μs    | condition                         |  |  |  |
| M31          | THD:STA | Start Condition   | 100 kHz mode              | Tcy/2 (BRG + 1)   | —       | μs    | After this period the             |  |  |  |
|              |         | Hold Time         | 400 kHz mode              | Tcy/2 (BRG + 1)   | —       | μs    | first clock pulse is              |  |  |  |
|              |         |                   | 1 MHz mode <sup>(2)</sup> | Tcy/2 (BRG + 1)   | _       | μs    | generated                         |  |  |  |
| M33          | Tsu:sto | Stop Condition    | 100 kHz mode              | Tcy/2 (BRG + 1)   | —       | μs    | _                                 |  |  |  |
|              |         | Setup Time        | 400 kHz mode              | Tcy/2 (BRG + 1)   | _       | μs    |                                   |  |  |  |
|              |         |                   | 1 MHz mode <sup>(2)</sup> | Tcy/2 (BRG + 1)   | _       | μs    |                                   |  |  |  |
| M34          | THD:STO | Stop Condition    | 100 kHz mode              | Tcy/2 (BRG + 1)   | —       | ns    | —                                 |  |  |  |
|              |         | Hold Time         | 400 kHz mode              | Tcy/2 (BRG + 1)   | _       | ns    |                                   |  |  |  |
|              |         |                   | 1 MHz mode <sup>(2)</sup> | Tcy/2 (BRG + 1)   | _       | ns    |                                   |  |  |  |
| M40          | TAA:SCL | Output Valid      | 100 kHz mode              |   | 3500    | ns    | —                                 |  |  |  |
|              |         | From Clock        | 400 kHz mode              |   | 1000    | ns    | —                                 |  |  |  |
|              |         |                   | 1 MHz mode <sup>(2)</sup> | _   | 400     | ns    | —                                 |  |  |  |
| M45          | TBF:SDA | Bus Free Time     | 100 kHz mode              | 4.7   |         | μs    | Time the bus must be              |  |  |  |
|              |         |                   | 400 kHz mode              | 1.3   | _       | μs    | free before a new                 |  |  |  |
|              |         |                   | 1 MHz mode <sup>(2)</sup> | 0.5   |         | μs    | transmission can sta              |  |  |  |
| M50          | Св      | Bus Capacitive Lo |                           |   | 400     | pF    | _                                 |  |  |  |
|              |         | -                 | -                         | 65  |         | -     | See Note 3                        |  |  |  |
| M51          | Tpgd    | Pulse Gobbler De  | elay                      | 65  | 390     | ns    | See Not                           |  |  |  |


### TABLE 28-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I<sup>2</sup>C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)" (DS70235) in the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.


2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

**3:** Typical value for this parameter is 130 ns.





#### FIGURE 28-20: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)




| АС СНА  | RACTERI | STICS             |                           | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ forExtended |          |       |   |  |  |
|---------|---------|-------------------|---------------------------|---|----------|-------|---|--|--|
| Param.  | Symbol  | Charac            | teristic                  | Min   | Max      | Units | Conditions                                  |  |  |
| IS10    | TLO:SCL | Clock Low Time    | 100 kHz mode              | 4.7   | —        | μs    | Device must operate at a minimum of 1.5 MHz |  |  |
|         |         |                   | 400 kHz mode              | 1.3   | —        | μs    | Device must operate at a minimum of 10 MHz  |  |  |
|         |         |                   | 1 MHz mode <sup>(1)</sup> | 0.5   | —        | μs    | —   |  |  |
| IS11    | THI:SCL | Clock High Time   | 100 kHz mode              | 4.0   | —        | μs    | Device must operate at a minimum of 1.5 MHz |  |  |
|         |         |                   | 400 kHz mode              | 0.6   | —        | μs    | Device must operate at a minimum of 10 MHz  |  |  |
|         |         |                   | 1 MHz mode <sup>(1)</sup> | 0.5   | _        | μs    | _   |  |  |
| IS20    | TF:SCL  | SDAx and SCLx     | 100 kHz mode              | —   | 300      | ns    | CB is specified to be from                  |  |  |
|         |         | Fall Time         | 400 kHz mode              | 20 + 0.1 Св   | 300      | ns    | 10 to 400 pF                                |  |  |
|         |         |                   | 1 MHz mode <sup>(1)</sup> | —   | 100      | ns    |   |  |  |
| IS21    | TR:SCL  | SDAx and SCLx     | 100 kHz mode              | —   | 1000     | ns    | CB is specified to be from                  |  |  |
|         |         | Rise Time         | 400 kHz mode              | 20 + 0.1 Св   | 300      | ns    | 10 to 400 pF                                |  |  |
|         |         |                   | 1 MHz mode <sup>(1)</sup> | —   | 300      | ns    |   |  |  |
| IS25    | TSU:DAT |                   | 100 kHz mode              | 250   | _        | ns    | _   |  |  |
|         |         | Setup Time        | 400 kHz mode              | 100   | _        | ns    |   |  |  |
|         |         |                   | 1 MHz mode <sup>(1)</sup> | 100   | —        | ns    |   |  |  |
| IS26    | THD:DAT | Data Input        | 100 kHz mode              | 0   | _        | μs    |   |  |  |
|         |         | Hold Time         | 400 kHz mode              | 0   | 0.9      | μs    |   |  |  |
|         |         |                   | 1 MHz mode <sup>(1)</sup> | 0   | 0.3      | μs    |   |  |  |
| IS30    | TSU:STA | Start Condition   | 100 kHz mode              | 4.7   |          | μs    | Only relevant for Repeated                  |  |  |
|         |         | Setup Time        | 400 kHz mode              | 0.6   | _        | μs    | Start condition                             |  |  |
|         |         |                   | 1 MHz mode <sup>(1)</sup> | 0.25  | _        | μs    |   |  |  |
| IS31    | THD:STA | Start Condition   | 100 kHz mode              | 4.0   | _        | μs    | After this period, the first                |  |  |
|         |         | Hold Time         | 400 kHz mode              | 0.6   | _        | μs    | clock pulse is generated                    |  |  |
|         |         |                   | 1 MHz mode <sup>(1)</sup> | 0.25  | _        | μs    |   |  |  |
| IS33    | TSU:STO | Stop Condition    | 100 kHz mode              | 4.7   | _        | μs    |   |  |  |
|         |         | Setup Time        | 400 kHz mode              | 0.6   | _        | μs    |   |  |  |
|         |         |                   | 1 MHz mode <sup>(1)</sup> | 0.6   | —        | μs    |   |  |  |
| IS34    | THD:ST  | Stop Condition    | 100 kHz mode              | 4000  | _        | ns    | _   |  |  |
|         | 0       | Hold Time         | 400 kHz mode              | 600   |          | ns    | 1   |  |  |
|         |         |                   | 1 MHz mode <sup>(1)</sup> | 250   | 1        | ns    |   |  |  |
| IS40    | TAA:SCL | Output Valid      | 100 kHz mode              | 0   | 3500     | ns    | _   |  |  |
|         |         | From Clock        | 400 kHz mode              | 0   | 1000     | ns    |   |  |  |
|         |         |                   | 1 MHz mode <sup>(1)</sup> | 0   | 350      | ns    |   |  |  |
| IS45    | TBF:SDA | Bus Free Time     | 100 kHz mode              | 4.7   | _        | μS    | Time the bus must be free                   |  |  |
|         |         | _                 | 400 kHz mode              | 1.3   |          | μS    | before a new transmission                   |  |  |
|         |         |                   | 1 MHz mode <sup>(1)</sup> | 0.5   | <u> </u> | μS    | can start                                   |  |  |
| IS50    | Св      | Bus Capacitive Lo |                           |   | 400      | pF    | _   |  |  |
| Note 1: | -       | m pin capacitance | -                         | I<br>Ny mina (far 1 Mi  |          | •     | I   |  |  |

# TABLE 28-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

**Note 1:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

#### FIGURE 28-21: ECAN<sup>™</sup> MODULE I/O TIMING CHARACTERISTICS



### TABLE 28-38: ECAN<sup>™</sup> MODULE I/O TIMING REQUIREMENTS

| AC CHARACTERISTICS |        |  | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial<br>-40°C $\leq$ TA $\leq$ +125°C for Extended |   |   |    | +85°C for Industrial |
|--------------------|--------|--|---|---|---|----|----------------------|
| Param<br>No.       | Symbol | Characteristic <sup>(1)</sup>                | Min Typ <sup>(2)</sup> Max Units Conditions   |   |   |    | Conditions           |
| CA10               | TioF   | Port Output Fall Time                        | —   | — | _ | ns | See parameter D032   |
| CA11               | TioR   | Port Output Rise Time                        | —   | — |   | ns | See parameter D031   |
| CA20               | Tcwf   | Pulse Width to Trigger<br>CAN Wake-up Filter | 120   |   |   | ns | —                    |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

| AC CHA       | ARACTER | RISTICS  | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |            |                                  |          |  |  |
|--------------|---------|--|--|------------|----------------------------------|----------|--|--|
| Param<br>No. | Symbol  | Characteristic   | Min.   | Тур        | Max.                             | Units    | Conditions   |  |
|              |         |  | Device   | Supply     | /                                |          |  |  |
| AD01         | AVdd    | Module VDD Supply                                      | Greater of<br>VDD – 0.3<br>or 3.0  |            | Lesser of<br>VDD + 0.3<br>or 3.6 | V        | _  |  |
| AD02         | AVss    | Module Vss Supply                                      | Vss - 0.3  |            | Vss + 0.3                        | V        | —  |  |
|              | _       |  | Reference  | e Inpu     | ts                               |          |  |  |
| AD05         | Vrefh   | Reference Voltage High                                 | AVss + 2.5   | _          | AVdd                             | V        |  |  |
| AD05a        |         |  | 3.0  | —          | 3.6                              | V        | Vrefh = AVdd<br>Vrefl = AVss = 0   |  |
| AD06         | Vrefl   | Reference Voltage Low                                  | AVss   |            | AVDD - 2.5                       | V        |  |  |
| AD06a        |         |  | 0  |            | 0                                | V        | Vrefh = AVdd<br>Vrefl = AVss = 0   |  |
| AD07         | Vref    | Absolute Reference<br>Voltage                          | 2.5  | _          | 3.6                              | V        | VREF = VREFH - VREFL   |  |
| AD08         | IREF    | Current Drain  |  |            | 10                               | μΑ       | ADC off  |  |
| AD09         | Iad     | Operating Current                                      |  | 7.0<br>2.7 | 9.0<br>3.2                       | mA<br>mA | ADC operating in 10-bit<br>mode, see <b>Note 1</b><br>ADC operating in 12-bit<br>mode, see <b>Note 1</b> |  |
|              |         |  | Analog   | a Input    |                                  |          |  |  |
| AD12         | Vinh    | Input Voltage Range VINH                               | VINL   |            | Vrefh                            | V        | This voltage reflects Sample<br>and Hold Channels 0, 1, 2,<br>and 3 (CH0-CH3), positive<br>input         |  |
| AD13         | VINL    | Input Voltage Range VINL                               | Vrefl  |            | AVss + 1V                        | V        | This voltage reflects Sample<br>and Hold Channels 0, 1, 2,<br>and 3 (CH0-CH3), negative<br>input         |  |
| AD17         | Rin     | Recommended Imped-<br>ance of Analog Voltage<br>Source | _  |            | 200<br>200                       | Ω<br>Ω   | 10-bit ADC<br>12-bit ADC   |  |

## TABLE 28-39: ADC MODULE SPECIFICATIONS

Note 1: These parameters are not characterized or tested in manufacturing.

| АС СНА       | RACTERIS  | TICS                           | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |           |           |           |  |  |
|--------------|---|--------------------------------|--|-----------|-----------|-----------|--|--|
| Param<br>No. | Symbol  | Characteristic                 | Min.   | Тур       | Max.      | Units     | Conditions                                       |  |
|              |   | ADC Accuracy (12-bit Mode      | e) – Meas  | uremen    | ts with e | xternal   | VREF+/VREF-                                      |  |
| AD20a        | AD20a Nr Resolution <sup>(1)</sup> 12 data bits |                                |  |           | bits      |           |  |  |
| AD21a        | INL   | Integral Nonlinearity          | -2   | —         | +2        | LSb       | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |
| AD22a        | DNL   | Differential Nonlinearity      | > -1   | —         | < 1       | LSb       | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |
| AD23a        | Gerr  | Gain Error                     | —  | 3.4       | 10        | LSb       | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |
| AD24a        | EOFF  | Offset Error                   | —  | 0.9       | 5         | LSb       | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |
| AD25a        | —   | Monotonicity                   | —  |           |           | —         | Guaranteed                                       |  |
|              |   | ADC Accuracy (12-bit Mode      | e) – Meas  | uremen    | ts with i | nternal V | VREF+/VREF-                                      |  |
| AD20a        | Nr  | Resolution <sup>(1)</sup>      | 1:   | 2 data bi | ts        | bits      |  |  |
| AD21a        | INL   | Integral Nonlinearity          | -2   |           | +2        | LSb       | VINL = AVSS = 0V, AVDD = 3.6V                    |  |
| AD22a        | DNL   | Differential Nonlinearity      | > -1   |           | < 1       | LSb       | VINL = AVSS = 0V, AVDD = 3.6V                    |  |
| AD23a        | Gerr  | Gain Error                     | 2  | 10.5      | 20        | LSb       | VINL = AVSS = 0V, AVDD = 3.6V                    |  |
| AD24a        | EOFF  | Offset Error                   | 2  | 3.8       | 10        | LSb       | VINL = AVSS = 0V, AVDD = 3.6V                    |  |
| AD25a        | —   | Monotonicity                   |  |           | —         |           | Guaranteed                                       |  |
|              |   | Dynamic                        | Performa   | ance (12  | -bit Mod  | e)        |  |  |
| AD30a        | THD   | Total Harmonic Distortion      | —  | —         | -75       | dB        | _  |  |
| AD31a        | SINAD   | Signal to Noise and Distortion | 68.5   | 69.5      | _         | dB        | _  |  |
| AD32a        | SFDR  | Spurious Free Dynamic<br>Range | 80   | —         | _         | dB        | _  |  |
| AD33a        | Fnyq  | Input Signal Bandwidth         | _  | —         | 250       | kHz       | —  |  |
| AD34a        | ENOB  | Effective Number of Bits       | 11.09  | 11.3      | _         | bits      | —  |  |


# TABLE 28-40: ADC MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: Injection currents > |0| can affect the ADC results by approximately 4 to 6 counts (i.e., VIH source > (VDD + 0.3V) or VIL source < (Vss − 0.3V).

| AC CHA       | RACTERIS                                      | TICS                           | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |           |           |           |  |  |  |
|--------------|---|--------------------------------|--|-----------|-----------|-----------|--|--|--|
| Param<br>No. | Symbol  | Characteristic                 | Min.   | Тур       | Max.      | Units     | Conditions                                       |  |  |
|              |   | ADC Accuracy (10-bit Mode      | ) – Meas   | uremen    | ts with e | xternal   | VREF+/VREF-                                      |  |  |
| AD20b        | 20b Nr Resolution <sup>(1)</sup> 10 data bits |                                | ts   | bits      |           |           |  |  |  |
| AD21b        | INL   | Integral Nonlinearity          | -1.5   | —         | +1.5      | LSb       | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |  |
| AD22b        | DNL   | Differential Nonlinearity      | > -1   | —         | < 1       | LSb       | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |  |
| AD23b        | Gerr  | Gain Error                     | —  | 3         | 6         | LSb       | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |  |
| AD24b        | EOFF  | Offset Error                   | —  | 2         | 5         | LSb       | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.6V |  |  |
| AD25b        | —   | Monotonicity                   |  |           |           |           | Guaranteed                                       |  |  |
|              |   | ADC Accuracy (10-bit Mode      | e) – Meas  | uremen    | ts with i | nternal V | VREF+/VREF-                                      |  |  |
| AD20b        | Nr  | Resolution <sup>(1)</sup>      | 1  | 0 data bi | ts        | bits      |  |  |  |
| AD21b        | INL   | Integral Nonlinearity          | -1   | —         | +1        | LSb       | VINL = AVSS = 0V, AVDD = 3.6V                    |  |  |
| AD22b        | DNL   | Differential Nonlinearity      | > -1   |           | < 1       | LSb       | VINL = AVSS = 0V, AVDD = 3.6V                    |  |  |
| AD23b        | Gerr  | Gain Error                     | 3  | 7         | 15        | LSb       | VINL = AVSS = 0V, AVDD = 3.6V                    |  |  |
| AD24b        | EOFF  | Offset Error                   | 1.5  | 3         | 7         | LSb       | VINL = AVSS = 0V, AVDD = 3.6V                    |  |  |
| AD25b        | —   | Monotonicity                   |  | —         | —         | —         | Guaranteed                                       |  |  |
|              |   | Dynamic I                      | Performa   | ince (10  | -bit Mod  | e)        |  |  |  |
| AD30b        | THD   | Total Harmonic Distortion      | —  | —         | -64       | dB        | —  |  |  |
| AD31b        | SINAD   | Signal to Noise and Distortion | 57   | 58.5      | _         | dB        | _  |  |  |
| AD32b        | SFDR  | Spurious Free Dynamic<br>Range | 72   | _         | _         | dB        | _  |  |  |
| AD33b        | Fnyq  | Input Signal Bandwidth         | —  |           | 550       | kHz       | —  |  |  |
| AD34b        | ENOB  | Effective Number of Bits       | 9.16   | 9.4       |           | bits      | —  |  |  |

## TABLE 28-41: ADC MODULE SPECIFICATIONS (10-BIT MODE)

**Note 1:** Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.




| AC CHARACTERISTICS |        |   | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |                    |       |       |                                   |  |
|--------------------|--------|---|--|--------------------|-------|-------|-----------------------------------|--|
| Param<br>No.       | Symbol | Characteristic  | Min.   | Тур <sup>(2)</sup> | Max.  | Units | Conditions                        |  |
|                    |        | Clock   | Paramete   | ers <sup>(1)</sup> |       |       |                                   |  |
| AD50               | Tad    | ADC Clock Period  | 117.6  | _                  | _     | ns    | —                                 |  |
| AD51               | tRC    | ADC Internal RC Oscillator<br>Period                                      | —  | 250                | _     | ns    | —                                 |  |
|                    |        | Con   | version R  | ate                |       |       |                                   |  |
| AD55               | tCONV  | Conversion Time   | —  | 14 Tad             |       | ns    | —                                 |  |
| AD56               | FCNV   | Throughput Rate   | —  | —                  | 500   | Ksps  | —                                 |  |
| AD57               | TSAMP  | Sample Time   | 3 Tad  | —                  |       |       | —                                 |  |
|                    |        | Timir   | ng Parame  | eters              |       |       |                                   |  |
| AD60               | tPCS   | Conversion Start from Sample<br>Trigger <sup>(2)</sup>                    | 2 Tad  |                    | 3 Tad | _     | Auto convert trigger not selected |  |
| AD61               | tPSS   | Sample Start from Setting<br>Sample (SAMP) bit <sup>(2)</sup>             | 2 Tad  | —                  | 3 Tad | _     | —                                 |  |
| AD62               | tCSS   | Conversion Completion to Sample Start (ASAM = $1$ ) <sup>(2)</sup>        | —  | 0.5 Tad            | _     | _     | —                                 |  |
| AD63               | tdpu   | Time to Stabilize Analog Stage<br>from ADC Off to ADC On <sup>(2,3)</sup> |  |                    | 20    | μs    |                                   |  |

#### TABLE 28-42: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS


**Note 1:** Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

**3:** The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADxCON1<ADON>='1'). During this time, the ADC result is indeterminate.



#### FIGURE 28-24: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



#### TABLE 28-43: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

| AC CHARACTERISTICS |                 |   |   | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |       |      |                                      |  |  |  |  |
|--------------------|-----------------|---|---|--|-------|------|--------------------------------------|--|--|--|--|
| Param<br>No.       | Symbol          | Characteristic  | Min. Typ <sup>(1)</sup> Max. Units Conditions |  |       |      |                                      |  |  |  |  |
|                    |                 | Cloc  | k Parame                                      | eters  |       |      |                                      |  |  |  |  |
| AD50               | TAD             | ADC Clock Period  | 76  | _  |       | ns   | —                                    |  |  |  |  |
| AD51               | tRC             | ADC Internal RC Oscillator Period   | —   | 250  |       | ns   | —                                    |  |  |  |  |
|                    | Conversion Rate |   |   |  |       |      |                                      |  |  |  |  |
| AD55               | tCONV           | Conversion Time   | —   | 12 Tad   | -     |      | —                                    |  |  |  |  |
| AD56               | FCNV            | Throughput Rate   | —   | _  | 1.1   | Msps | —                                    |  |  |  |  |
| AD57               | TSAMP           | Sample Time   | 2 Tad   | —  | _     | _    | —                                    |  |  |  |  |
|                    |                 | Timin   | g Param                                       | eters  |       |      |                                      |  |  |  |  |
| AD60               | tPCS            | Conversion Start from Sample<br>Trigger <sup>(1)</sup>                    | 2 Tad   |  | 3 Tad |      | Auto-Convert Trigger<br>not selected |  |  |  |  |
| AD61               | tPSS            | Sample Start from Setting<br>Sample (SAMP) bit <sup>(1)</sup>             | 2 Tad   | —  | 3 Tad | _    | —                                    |  |  |  |  |
| AD62               | tCSS            | Conversion Completion to<br>Sample Start (ASAM = 1) <sup>(1)</sup>        | —   | 0.5 Tad  | —     | —    | —                                    |  |  |  |  |
| AD63               | tdpu            | Time to Stabilize Analog Stage<br>from ADC Off to ADC On <sup>(1,3)</sup> | —   | _  | 20    | μs   | —                                    |  |  |  |  |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

**3:** The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADxCON1<ADON>='1'). During this time, the ADC result is indeterminate.

#### TABLE 28-44: COMPARATOR TIMING SPECIFICATIONS

| AC CHARACTERISTICS |        |  | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |     |      |            |   |  |  |
|--------------------|--------|--|--|-----|------|------------|---|--|--|
| Param<br>No.       | Symbol | Characteristic   | Min.   | Тур | Max. | Conditions |   |  |  |
| 300                | TRESP  | Response Time <sup>(1,2)</sup>                           | —  | 150 | 400  | ns         | — |  |  |
| 301                | Тмс2о∨ | Comparator Mode Change<br>to Output Valid <sup>(1)</sup> | —  | _   |      |            |   |  |  |

Note 1: Parameters are characterized but not tested.

2: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

| TABLE 28-45: | COMPARATOR MODULE SPECIFICATIONS | ; |
|--------------|----------------------------------|---|
|--------------|----------------------------------|---|

| DC CHARACTERISTICS |        |  | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |     |           |    |   |  |
|--------------------|--------|--|--|-----|-----------|----|---|--|
| Param<br>No.       | Symbol | Characteristic                             | Min. Typ Max. Units Conditions   |     |           |    |   |  |
| D300               | VIOFF  | Input Offset Voltage <sup>(1)</sup>        | —  | ±10 | —         | mV | _ |  |
| D301               | VICM   | Input Common Mode Voltage <sup>(1)</sup>   | 0  | —   | AVDD-1.5V | V  | — |  |
| D302               | CMRR   | Common Mode Rejection Ratio <sup>(1)</sup> | -54  |     | —         | dB | — |  |

Note 1: Parameters are characterized but not tested.


#### TABLE 28-46: COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS


| AC CHARACTERISTICS |        | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ |                                |   |    |    |  |  |
|--------------------|--------|---|--------------------------------|---|----|----|--|--|
| Param<br>No.       | Symbol | Characteristic  | Min. Typ Max. Units Conditions |   |    |    |  |  |
| VR310              | TSET   | Settling Time <sup>(1)</sup>  | —                              | — | 10 | μs |  |  |

**Note 1:** Setting time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

#### TABLE 28-47: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS


|              |        |                         | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ |    |   |   |   |  |  |
|--------------|--------|-------------------------|---|----|---|---|---|--|--|
| Param<br>No. | Symbol | Characteristic          | Min. Typ Max. Units Conditions                        |    |   |   |   |  |  |
| VRD310       | CVRES  | Resolution              | CVRSRC/24 — CVRSRC/32 LSb —                           |    |   |   |   |  |  |
| VRD311       | CVRAA  | Absolute Accuracy       | — — 0.5 LSb —   |    |   |   |   |  |  |
| VRD312       | CVRur  | Unit Resistor Value (R) | _   | 2k | _ | Ω | — |  |  |





| TABLE 28-48: SETTING TIME SPECIFICATIONS | TABLE 28-48: | SETTING TIME SPECIFICATIONS |
|--|--------------|-----------------------------|
|--|--------------|-----------------------------|

|              |          |  | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |     |      |       |            |  |
|--------------|----------|--|---|-----|------|-------|------------|--|
| Param<br>No. | Symbol   | Characteristic   | Min.  | Тур | Max. | Units | Conditions |  |
| PS1          | TdtV2wrH | Data in Valid before WR or CS<br>Inactive (setup time)                     | 20  |     | _    | ns    | _          |  |
| PS2          | TwrH2dtl | $\overline{WR}$ or $\overline{CS}$ Inactive to Data-In Invalid (hold time) | 20  | _   | _    | ns    | —          |  |
| PS3          | TrdL2dtV | RD and CS to Active Data-Out   | _   | _   | 80   | ns    | _          |  |
| PS4          | TrdH2dtl | RD Active or CS Inactive to Data-Out Invalid                               | 10  | —   | 30   | ns    | —          |  |




#### FIGURE 28-26: PARALLEL MASTER PORT READ TIMING DIAGRAM

#### TABLE 28-49: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

| AC CHARACTERISTICS |  | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industria $-40^{\circ}C \leq TA \leq +125^{\circ}C$ forExtended |          |      |       |            |  |
|--------------------|--|--|----------|------|-------|------------|--|
| Param<br>No.       | Characteristic   | Min.   | Тур      | Max. | Units | Conditions |  |
| PM1                | PMALL/PMALH Pulse Width  | —  | 0.5 TCY  |      | ns    |            |  |
| PM2                | Address Out Valid to PMALL/PMALH Invalid (address setup time)  | —  | 0.75 TCY | —    | ns    |            |  |
| PM3                | PMALL/PMALH Invalid to Address Out Invalid (address hold time) | —  | 0.25 TCY | _    | ns    |            |  |
| PM5                | PMRD Pulse Width   | —  | 0.5 TCY  | _    | ns    | _          |  |
| PM6                | PMRD or PMENB Active to Data In Valid (data setup time)        | 150  | —        | —    | ns    |            |  |
| PM7                | PMRD or PMENB Inactive to Data In Invalid (data hold time)     | —  | —        | 5    | ns    |            |  |

# PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04



#### FIGURE 28-27: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

#### TABLE 28-50: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

|              |  | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |         |      |       |            |  |
|--------------|--|---|---------|------|-------|------------|--|
| Param<br>No. | Characteristic   | Min.  | Тур     | Max. | Units | Conditions |  |
| PM11         | PMWR Pulse Width   | —   | 0.5 TCY |      | ns    |            |  |
| PM12         | Data Out Valid before PMWR or PMENB goes<br>Inactive (data setup time) | —   | —       | _    | ns    | —          |  |
| PM13         | PMWR or PMEMB Invalid to Data Out Invalid (data hold time)             | —   | —       | _    | ns    | —          |  |
| PM16         | PMCSx Pulse Width  | Тсү - 5   | —       | _    | ns    | _          |  |

#### TABLE 28-51: DMA READ/WRITE TIMING REQUIREMENTS

| AC CHA       | ARACTERISTICS             | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended |   |       |    |            |  |
|--------------|---------------------------|--|---|-------|----|------------|--|
| Param<br>No. | Characteristic            | Min. Typ Max. Units Condition  |   |       |    | Conditions |  |
| DM1          | DMA Read/Write Cycle Time | —  | — | 1 Tcy | ns |            |  |

NOTES:

## 29.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

**Note:** Programming of the Flash memory is not allowed above 125°C.

The specifications between -40°C to +150°C are identical to those shown in **Section 28.0 "Electrical Characteristics"** for operation between -40°C to +125°C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 28.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

## Absolute Maximum Ratings<sup>(1)</sup>

| Ambient temperature under bias <sup>(4)</sup>                                 | 40°C to +150°C       |
|---|----------------------|
| Storage temperature   | 65°C to +160°C       |
| Voltage on VDD with respect to Vss  | 0.3V to +4.0V        |
| Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(5)</sup> | 0.3V to (VDD + 0.3V) |
| Voltage on any 5V tolerant pin with respect to Vss when VDD < $3.0V^{(5)}$    | 0.3V to (VDD + 0.3V) |
| Voltage on any 5V tolerant pin with respect to Vss when VDD $\ge 3.0V^{(5)}$  | -0.3V to 5.6V        |
| Voltage on VCAP with respect to VSS   | 2.25V to 2.75V       |
| Maximum current out of Vss pin  | 60 mA                |
| Maximum current into Vod pin <sup>(2)</sup>                                   | 60 mA                |
| Maximum junction temperature  | +155°C               |
| Maximum output current sunk by any I/O pin <sup>(3)</sup>                     | 1 mA                 |
| Maximum output current sourced by any I/O pin <sup>(3)</sup>                  | 1 mA                 |
| Maximum current sunk by all ports combined                                    | 10 mA                |
| Maximum current sourced by all ports combined <sup>(2)</sup>                  | 10 mA                |

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 29-2).
  - **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGCx and PGDx pins.
  - 4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
  - 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

#### 29.1 High Temperature DC Characteristics

| TABLE 29-1: | <b>OPERATING MIPS VS. VOLTAGE</b> |
|-------------|-----------------------------------|
|-------------|-----------------------------------|

|                |                         |                              | Max MIPS   |
|----------------|-------------------------|------------------------------|--|
| Characteristic | VDD Range<br>(in Volts) | Temperature Range<br>(in °C) | PIC24HJ32GP302/304,<br>PIC24HJ64GPX02/X04 and<br>PIC24HJ128GPX02/X04 |
|                | 3.0V to 3.6V            | -40°C to +150°C              | 20   |

#### TABLE 29-2: THERMAL OPERATING CONDITIONS

| Rating   | Symbol | Min | Тур | Max  | Unit |
|--|--------|-----|-----|------|------|
| High Temperature Devices   |        |     |     |      |      |
| Operating Junction Temperature Range   | TJ     | -40 | —   | +155 | °C   |
| Operating Ambient Temperature Range  | TA     | -40 | —   | +150 | °C   |
| Power Dissipation:<br>Internal chip power dissipation:<br>$PINT = VDD x (IDD - \Sigma IOH)$<br>I/O Pin Power Dissipation:<br>$I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$ | PD     |     | W   |      |      |
| Maximum Allowed Power Dissipation  | PDMAX  | (   | W   |      |      |

#### TABLE 29-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHARA         | Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+150°C for High Temperature |                |                              |     |     |   |                 |  |  |  |
|------------------|--|----------------|------------------------------|-----|-----|---|-----------------|--|--|--|
| Parameter<br>No. | Symbol   | Characteristic | Min Typ Max Units Conditions |     |     |   |                 |  |  |  |
| Operating V      | Voltage  |                |                              |     |     |   |                 |  |  |  |
| HDC10            | Supply Vo  | Itage          |                              |     |     |   |                 |  |  |  |
|                  | Vdd  |                | 3.0                          | 3.3 | 3.6 | V | -40°C to +140°C |  |  |  |

#### TABLE 29-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

| Parameter Typical Max Units Conditions                               |  |  |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|--|--|
| No. No.  | Conditions   |  |  |  |  |  |  |  |  |  |  |
| Power-Down Current (IPD)   |  |  |  |  |  |  |  |  |  |  |  |
| HDC60e 250 2000 μA +150°C 3.3V Base Power-Down Current <sup>(1</sup> | 3)   |  |  |  |  |  |  |  |  |  |  |
| HDC61c 3 5 μA +150°C 3.3V Watchdog Timer Current: ΔIV                | +150°C 3.3V Watchdog Timer Current: ΔΙωστ <sup>(2,4)</sup> |  |  |  |  |  |  |  |  |  |  |

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

**2:** The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

| TABLE 23-3. DO CHARACTERISTICS. DOZE CORRENT (DOZE) |                        |     |   |       |            |      |         |  |  |  |
|---|------------------------|-----|---|-------|------------|------|---------|--|--|--|
| DC CHARACTERISTICS                                  |                        |     | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature |       |            |      |         |  |  |  |
| Parameter<br>No.                                    | Typical <sup>(1)</sup> | Max | Doze<br>Ratio   | Units | Conditions |      |         |  |  |  |
| HDC72a  | 39                     | 45  | 1:2   | mA    |            |      |         |  |  |  |
| HDC72f  | 18                     | 25  | 1:64  | mA    | +150°C     | 3.3V | 20 MIPS |  |  |  |
| HDC72g  | 18                     | 25  | 1:128   | mA    |            |      |         |  |  |  |

#### TABLE 29-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

**Note 1:** Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

#### TABLE 29-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

| DC CHARACTERISTICS |        |                     | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature |     |     |            |                           |  |
|--------------------|--------|---------------------|---|-----|-----|------------|---------------------------|--|
| Param<br>No.       | Symbol | Characteristic      | Min   | Тур | Max | Conditions |                           |  |
|                    | Vol    | Output Low Voltage  |   |     |     |            |                           |  |
| HDO10              |        | I/O ports           | —   | —   | 0.4 | V          | IOL = 1  mA,  VDD = 3.3 V |  |
| HDO16              |        | OSC2/CLKO           | —   | —   | 0.4 | V          | IOL = 1  mA,  VDD = 3.3 V |  |
|                    | Voh    | Output High Voltage |   |     |     |            |                           |  |
| HDO20              |        | I/O ports           | 2.40  | —   | —   | V          | Юн = -1 mA, VDD = 3.3V    |  |
| HDO26              |        | OSC2/CLKO           | 2.41  | —   | —   | V          | Юн = -1 mA, VDD = 3.3V    |  |

#### TABLE 29-7: DC CHARACTERISTICS: PROGRAM MEMORY

| DC CHARACTERISTICS |        |                               | Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+150°C for High Temperature |     |     |       |   |  |
|--------------------|--------|-------------------------------|--|-----|-----|-------|---|--|
| Param<br>No.       | Symbol | Characteristic <sup>(1)</sup> | Min  | Тур | Мах | Units | Conditions  |  |
|                    |        | Program Flash Memory          |  |     |     |       |   |  |
| HD130              | Eр     | Cell Endurance                | 10,000   | _   | _   | E/W   | -40° C to +150° C <sup>(2)</sup>                                    |  |
| HD134              | TRETD  | Characteristic Retention      | 20   | —   | _   | Year  | 1000 E/W cycles or less and no<br>other specifications are violated |  |

**Note 1:** These parameters are assured by design, but are not characterized or tested in manufacturing.

2: Programming of the Flash memory is not allowed above 125°C.

#### 29.2 AC Characteristics and Timing Parameters


The information contained in this section defines PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 28.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 28.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

#### TABLE 29-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

| AC CHARACTERISTICS | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)   |
|--------------------|---|
| AC CHARACTERISTICS | Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature<br>Operating voltage VDD range as described in Table 29-1. |

#### FIGURE 29-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 29-9: PLL CLOCK TIMING SPECIFICATIONS

| -            | AC<br>TERISTICS       | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)<br>Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature |    |     |     |       |                             |  |  |
|--------------|-----------------------|---|----|-----|-----|-------|-----------------------------|--|--|
| Param<br>No. | Symbol Characteristic |   |    | Тур | Max | Units | Conditions                  |  |  |
| HOS53        | DCLK                  | CLKO Stability (Jitter) <sup>(1)</sup>  | -5 | 0.5 | 5   | %     | Measured over 100 ms period |  |  |

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

| -            | AC<br>TERISTICS       | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)CSOperating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature |     |     |     |       | tated)     |
|--------------|-----------------------|---|-----|-----|-----|-------|------------|
| Param<br>No. | Symbol                | Characteristic <sup>(1)</sup>   | Min | Тур | Max | Units | Conditions |
| HSP35        | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after<br>SCKx Edge   |     | 10  | 25  | ns    | _          |
| HSP40        | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge  | 28  | _   | _   | ns    | _          |
| HSP41        | TscH2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge   | 35  |     | _   | ns    | _          |

#### TABLE 29-10: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

#### TABLE 29-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

|              | AC<br>CTERISTICS      | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)<br>Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature |     |     |     |       |            |  |  |  |
|--------------|-----------------------|---|-----|-----|-----|-------|------------|--|--|--|
| Param<br>No. | Symbol                | Characteristic <sup>(1)</sup>   | Min | Тур | Max | Units | Conditions |  |  |  |
| HSP35        | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after<br>SCKx Edge   | —   | 10  | 25  | ns    | _          |  |  |  |
| HSP36        | TdoV2sc,<br>TdoV2scL  | SDOx Data Output Setup to<br>First SCKx Edge  | 35  | _   | _   | ns    | _          |  |  |  |
| HSP40        | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge  | 28  | _   | _   | ns    | _          |  |  |  |
| HSP41        | TscH2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge   | 35  | —   | _   | ns    | _          |  |  |  |

**Note 1:** These parameters are characterized but not tested in manufacturing.

| TABLE 29-12: SPI | IX MODULE SLAVE MODE | (CKE = 0) | TIMING REQUIREMENTS |
|------------------|----------------------|-----------|---------------------|
|------------------|----------------------|-----------|---------------------|

| CHARA        | ACStandard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated)ARACTERISTICSOperating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature |  |  |  |    |    | -          |  |  |
|--------------|--|--|--|--|----|----|------------|--|--|
| Param<br>No. | Symbol   | Characteristic <sup>(1)</sup>              | Characteristic <sup>(1)</sup> Min Typ Max Units Cond |  |    |    |            |  |  |
| HSP35        | TscH2doV,<br>TscL2doV  | SDOx Data Output Valid after<br>SCKx Edge  |  |  | 35 | ns | _          |  |  |
| HSP40        | TdiV2scH,<br>TdiV2scL  | Setup Time of SDIx Data Input to SCKx Edge | 25   |  | —  | ns | _          |  |  |
| HSP41        | TscH2diL,<br>TscL2diL  | Hold Time of SDIx Data Input to SCKx Edge  | 25   |  | —  | ns | —          |  |  |
| HSP51        | TssH2doZ   | SSx ↑ to SDOx Output<br>High-Impedance     | 15   |  | 55 | ns | See Note 2 |  |  |

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Assumes 50 pF load on all SPIx pins.

#### TABLE 29-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

| -            | AC<br>TERISTICS       | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)<br>Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature |   |   |    |    |            |  |  |
|--------------|-----------------------|---|---|---|----|----|------------|--|--|
| Param<br>No. | Symbol                | Characteristic <sup>(1)</sup>   | Characteristic <sup>(1)</sup> Min Typ Max Units Condition |   |    |    |            |  |  |
| HSP35        | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after<br>SCKx Edge   | —   | 1 | 35 | ns | —          |  |  |
| HSP40        | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge  | 25  |   |    | ns | _          |  |  |
| HSP41        | TscH2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge   | 25  | _ | _  | ns | _          |  |  |
| HSP51        | TssH2doZ              | SSx ↑ to SDOx Output<br>High-Impedance  | 15  | — | 55 | ns | See Note 2 |  |  |
| HSP60        | TssL2doV              | SDOx Data Output Valid after<br>SSx Edge  | —   | _ | 55 | ns | _          |  |  |

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

#### TABLE 29-14: ADC MODULE SPECIFICATIONS

| AC<br>CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)<br>Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature |  |  |          |         |   |  |  |  |  |
|--|--|--|----------|---------|---|--|--|--|--|
| Param<br>No.   | Symbol Characteristic Min Ivn Max Units Conditions |  |          |         |   |  |  |  |  |
|  |  |  | Referenc | e Input | s |  |  |  |  |
| HAD08  | IREF   |  |          |         |   |  |  |  |  |

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

#### TABLE 29-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)

| -            | AC         Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)           CHARACTERISTICS         Operating temperature         -40°C ≤ TA ≤ +150°C for High Temperature |                           |           |           |            |                   |  |  |  |
|--------------|---|---------------------------|-----------|-----------|------------|-------------------|--|--|--|
| Param<br>No. | Symbol  | Characteristic            | Min       | Тур       | Max        | Units             | Conditions                                       |  |  |
|              | ADC Accuracy (12-bit Mode) – Measurements with External VREF+/VREF- <sup>(1)</sup>  |                           |           |           |            |                   |  |  |  |
| HAD20a       | Nr  | Resolution <sup>(3)</sup> | 1         | 2 data bi | ts         | bits              | —  |  |  |
| HAD21a       | INL   | Integral Nonlinearity     | -2        | —         | +2         | LSb               | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |  |
| HAD22a       | DNL   | Differential Nonlinearity | > -1      | —         | < 1        | LSb               | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |  |
| HAD23a       | Gerr  | Gain Error                | -2        | —         | 10         | LSb               | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |  |
| HAD24a       | EOFF  | Offset Error              | -3        | —         | 5          | LSb               | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |  |  |
|              | AD  | C Accuracy (12-bit Mode   | e) – Meas | uremen    | ts with In | ternal V          | /REF+/VREF- <sup>(1)</sup>                       |  |  |
| HAD20a       | Nr  | Resolution <sup>(3)</sup> | 1         | 2 data bi | ts         | bits              | —  |  |  |
| HAD21a       | INL   | Integral Nonlinearity     | -2        | —         | +2         | LSb               | VINL = AVSS = 0V, AVDD = 3.6V                    |  |  |
| HAD22a       | DNL   | Differential Nonlinearity | > -1      | —         | < 1        | LSb               | VINL = AVSS = 0V, AVDD = 3.6V                    |  |  |
| HAD23a       | Gerr  | Gain Error                | 2         | —         | 20         | LSb               | VINL = AVSS = 0V, AVDD = 3.6V                    |  |  |
| HAD24a       | EOFF  | Offset Error              | 2         | —         | 10         | LSb               | VINL = AVSS = 0V, AVDD = 3.6V                    |  |  |
|              |   | Dynamic I                 | Performa  | nce (12   | -bit Mode  | e) <sup>(2)</sup> |  |  |  |
| HAD33a       | Fnyq  | Input Signal Bandwidth    |           |           |            |                   |  |  |  |

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

| -            | AC<br>TERISTICS | Standard Operating Conc<br>Operating temperature |          |           | •          |          | •  |
|--------------|-----------------|--|----------|-----------|------------|----------|--|
| Param<br>No. | Symbol          | Characteristic                                   | Min      | Тур       | Max        | Units    | Conditions                                       |
|              |                 | C Accuracy (10-bit Mode)                         | Moasu    | romonte   | with Ex    | tornal V |  |
| HAD20b       | Nr              | Resolution <sup>(3)</sup>                        |          | 0 data bi |            | bits     |  |
| HAD200       | INL             | Integral Nonlinearity                            | -3       |           | 3          | LSb      | Vinl = AVss = Vrefl = 0V,<br>AVdd = Vrefh = 3.6V |
| HAD22b       | DNL             | Differential Nonlinearity                        | > -1     |           | < 1        | LSb      | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.6V |
| HAD23b       | Gerr            | Gain Error                                       | -5       | _         | 6          | LSb      | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.6V |
| HAD24b       | EOFF            | Offset Error                                     | -1       | _         | 5          | LSb      | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.6V |
|              | AD              | C Accuracy (10-bit Mode)                         | – Measu  | rements   | s with Int | ernal V  | REF+/VREF- <sup>(1)</sup>                        |
| HAD20b       | Nr              | Resolution <sup>(3)</sup>                        | 1        | 0 data bi | ts         | bits     | —  |
| HAD21b       | INL             | Integral Nonlinearity                            | -2       | _         | 2          | LSb      | VINL = AVSS = 0V, AVDD = 3.6V                    |
| HAD22b       | DNL             | Differential Nonlinearity                        | > -1     | _         | < 1        | LSb      | VINL = AVSS = 0V, AVDD = 3.6V                    |
| HAD23b       | Gerr            | Gain Error                                       | -5       |           | 15         | LSb      | VINL = AVSS = 0V, AVDD = 3.6V                    |
| HAD24b       | EOFF            | Offset Error                                     | -1.5     | _         | 7          | LSb      | VINL = AVSS = 0V, AVDD = 3.6V                    |
|              |                 | Dynamic Pe                                       | erformar | nce (10-b | oit Mode)  | (2)      |  |
| HAD33b       | Fnyq            | Input Signal Bandwidth                           |          |           | 400        | kHz      | _  |

#### TABLE 29-16: ADC MODULE SPECIFICATIONS (10-BIT MODE)

**Note 1:** These parameters are characterized, but are tested at 20 ksps only.

**2:** These parameters are characterized by similarity, but are not tested in manufacturing.

**3:** Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

| IADLL A         | 23-17. AD        |   |   |      | QUINEN |    |   |  |  |  |
|-----------------|------------------|---|---|------|--------|----|---|--|--|--|
| CHARAG          | AC<br>CTERISTICS | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature |   |      |        |    |   |  |  |  |
| Param<br>No.    | Symbol           | Characteristic  | Characteristic Min Typ Max Units Conditions   |      |        |    |   |  |  |  |
|                 |                  | Cloci   | k Parame                                      | ters |        |    |   |  |  |  |
| HAD50           | Tad              | ADC Clock Period <sup>(1)</sup>   | 147   | _    | _      | ns | — |  |  |  |
| Conversion Rate |                  |   |   |      |        |    |   |  |  |  |
| HAD56           | FCNV             | Throughput Rate <sup>(1)</sup>  | Throughput Rate <sup>(1)</sup> — — 400 Ksps — |      |        |    |   |  |  |  |
|                 |                  |   |   |      |        |    |   |  |  |  |

#### TABLE 29-17: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

**Note 1:** These parameters are characterized but not tested in manufacturing.

#### TABLE 29-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS


| AC<br>CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +150^{\circ}C$ for High Temperature |                 |                                 |  |      | ated) |    |   |  |  |
|--|-----------------|---------------------------------|--|------|-------|----|---|--|--|
| Param<br>No.   | Symbol          | Characteristic                  | Characteristic Min Typ Max Units Conditions  |      |       |    |   |  |  |
|  |                 | Cloc                            | k Parame                                     | ters |       |    |   |  |  |
| HAD50  | Tad             | ADC Clock Period <sup>(1)</sup> | 104  | —    | _     | ns | _ |  |  |
|  | Conversion Rate |                                 |  |      |       |    |   |  |  |
| HAD56  | FCNV            | Throughput Rate <sup>(1)</sup>  | hroughput Rate <sup>(1)</sup> — — 800 Ksps — |      |       |    |   |  |  |

Note 1: These parameters are characterized but not tested in manufacturing.

NOTES:

#### 30.0 PACKAGING INFORMATION


28-Lead SPDIP



28-Lead SOIC (.300")



28-Lead QFN-S



44-Lead QFN



44-Lead TQFP



Example



Example




Example



Example



Example




© 2011 Microchip Technology Inc.

#### 30.1 Package Details

#### 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                            | Units            |       | INCHES   |       |
|----------------------------|------------------|-------|----------|-------|
| Dimensior                  | Dimension Limits |       | NOM      | MAX   |
| Number of Pins             | Ν                |       | 28       |       |
| Pitch                      | е                |       | .100 BSC |       |
| Top to Seating Plane       | Α                | —     | —        | .200  |
| Molded Package Thickness   | A2               | .120  | .135     | .150  |
| Base to Seating Plane      | A1               | .015  | —        | -     |
| Shoulder to Shoulder Width | E                | .290  | .310     | .335  |
| Molded Package Width       | E1               | .240  | .285     | .295  |
| Overall Length             | D                | 1.345 | 1.365    | 1.400 |
| Tip to Seating Plane       | L                | .110  | .130     | .150  |
| Lead Thickness             | С                | .008  | .010     | .015  |
| Upper Lead Width           | b1               | .040  | .050     | .070  |
| Lower Lead Width           | b                | .014  | .018     | .022  |
| Overall Row Spacing §      | eВ               | -     | _        | .430  |

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B


#### 28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









|                          | Units            |             |          | MILLMETERS |  |  |  |
|--------------------------|------------------|-------------|----------|------------|--|--|--|
| Dimens                   | Dimension Limits |             | NOM      | MAX        |  |  |  |
| Number of Pins           | Ν                |             | 28       |            |  |  |  |
| Pitch                    | е                |             | 1.27 BSC |            |  |  |  |
| Overall Height           | А                | —           | -        | 2.65       |  |  |  |
| Molded Package Thickness | A2               | 2.05        | -        | -          |  |  |  |
| Standoff §               | A1               | 0.10        | -        | 0.30       |  |  |  |
| Overall Width            | E                | 10.30 BSC   |          |            |  |  |  |
| Molded Package Width     | E1               | 7.50 BSC    |          |            |  |  |  |
| Overall Length           | D                | 17.90 BSC   |          |            |  |  |  |
| Chamfer (optional)       | h                | 0.25        | _        | 0.75       |  |  |  |
| Foot Length              | L                | 0.40        | —        | 1.27       |  |  |  |
| Footprint                | L1               |             | 1.40 REF |            |  |  |  |
| Foot Angle Top           | φ                | 0°          | -        | 8°         |  |  |  |
| Lead Thickness           | С                | 0.18 – 0.33 |          |            |  |  |  |
| Lead Width               | b                | 0.31 – 0.51 |          |            |  |  |  |
| Mold Draft Angle Top     | α                | 5° – 15°    |          |            |  |  |  |
| Mold Draft Angle Bottom  | β                | 5°          | _        | 15°        |  |  |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

# 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                        | Units            | MILLIMETERS |          |      |
|------------------------|------------------|-------------|----------|------|
| Dimensi                | Dimension Limits |             | NOM      | MAX  |
| Number of Pins         | Ν                |             | 28       |      |
| Pitch                  | е                |             | 0.65 BSC |      |
| Overall Height         | Α                | 0.80        | 0.90     | 1.00 |
| Standoff               | A1               | 0.00        | 0.02     | 0.05 |
| Contact Thickness      | A3               | 0.20 REF    |          |      |
| Overall Width          | E                |             | 6.00 BSC |      |
| Exposed Pad Width      | E2               | 3.65        | 3.70     | 4.70 |
| Overall Length         | D                |             | 6.00 BSC |      |
| Exposed Pad Length     | D2               | 3.65        | 3.70     | 4.70 |
| Contact Width          | b                | 0.23        | 0.38     | 0.43 |
| Contact Length         | L                | 0.30        | 0.40     | 0.50 |
| Contact-to-Exposed Pad | К                | 0.20        | -        | -    |

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

# 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

|                            | MILLIMETERS      |      |          |      |  |
|----------------------------|------------------|------|----------|------|--|
| Dimensio                   | Dimension Limits |      |          | MAX  |  |
| Contact Pitch              | E                |      | 0.65 BSC |      |  |
| Optional Center Pad Width  | W2               |      |          | 4.70 |  |
| Optional Center Pad Length | T2               |      |          | 4.70 |  |
| Contact Pad Spacing        | C1               |      | 6.00     |      |  |
| Contact Pad Spacing        | C2               |      | 6.00     |      |  |
| Contact Pad Width (X28)    | X1               |      |          | 0.40 |  |
| Contact Pad Length (X28)   | Y1               |      |          | 0.85 |  |
| Distance Between Pads      | G                | 0.25 |          |      |  |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A


#### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





**BOTTOM VIEW** 





|                        | Units          |                | MILLIMETERS | 5    |
|------------------------|----------------|----------------|-------------|------|
| Din                    | nension Limits | MIN            | NOM         | MAX  |
| Number of Pins         | N              | 44             |             |      |
| Pitch                  | е              | 0.65 BSC       |             |      |
| Overall Height         | А              | 0.80           | 0.90        | 1.00 |
| Standoff               | A1             | 0.00           | 0.02        | 0.05 |
| Contact Thickness      | A3             | 0.20 REF       |             |      |
| Overall Width          | E              | 8.00 BSC       |             |      |
| Exposed Pad Width      | E2             | 6.30 6.45 6.80 |             |      |
| Overall Length         | D              | 8.00 BSC       |             |      |
| Exposed Pad Length     | D2             | 6.30           | 6.45        | 6.80 |
| Contact Width          | b              | 0.25           | 0.30        | 0.38 |
| Contact Length         | L              | 0.30           | 0.40        | 0.50 |
| Contact-to-Exposed Pad | К              | 0.20           | -           | -    |

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

#### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units                      |    | MILLIMETERS |          |      |
|----------------------------|----|-------------|----------|------|
| Dimension Limits           |    | MIN         | NOM      | MAX  |
| Contact Pitch              | E  |             | 0.65 BSC |      |
| Optional Center Pad Width  | W2 |             |          | 6.80 |
| Optional Center Pad Length | T2 |             |          | 6.80 |
| Contact Pad Spacing        | C1 |             | 8.00     |      |
| Contact Pad Spacing        | C2 |             | 8.00     |      |
| Contact Pad Width (X44)    | X1 |             |          | 0.35 |
| Contact Pad Length (X44)   | Y1 |             |          | 0.80 |
| Distance Between Pads      | G  | 0.25        |          |      |

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

#### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | Units            |                | MILLIMETERS |      |
|--------------------------|------------------|----------------|-------------|------|
|                          | Dimension Limits | MIN            | NOM         | MAX  |
| Number of Leads          | N                | 44             |             |      |
| Lead Pitch               | e                | 0.80 BSC       |             |      |
| Overall Height           | A                | -              | -           | 1.20 |
| Molded Package Thickness | A2               | 0.95           | 1.00        | 1.05 |
| Standoff                 | A1               | 0.05           | -           | 0.15 |
| Foot Length              | L                | 0.45           | 0.60        | 0.75 |
| Footprint                | L1               | 1.00 REF       |             |      |
| Foot Angle               | φ                | 0° 3.5° 7°     |             |      |
| Overall Width            | E                | 12.00 BSC      |             |      |
| Overall Length           | D                | 12.00 BSC      |             |      |
| Molded Package Width     | E1               | 10.00 BSC      |             |      |
| Molded Package Length    | D1               | 10.00 BSC      |             |      |
| Lead Thickness           | С                | 0.09 – 0.20    |             |      |
| Lead Width               | b                | 0.30 0.37 0.45 |             | 0.45 |
| Mold Draft Angle Top     | α                | 11° 12° 13°    |             | 13°  |
| Mold Draft Angle Bottom  | β                | 11°            | 12°         | 13°  |

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

#### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

|                          | Units  | MILLIM | ETERS    |      |
|--------------------------|--------|--------|----------|------|
| Dimension                | Limits | MIN    | NOM      | MAX  |
| Contact Pitch            | E      |        | 0.80 BSC |      |
| Contact Pad Spacing      | C1     |        | 11.40    |      |
| Contact Pad Spacing      | C2     |        | 11.40    |      |
| Contact Pad Width (X44)  | X1     |        |          | 0.55 |
| Contact Pad Length (X44) | Y1     |        |          | 1.50 |
| Distance Between Pads    | G      | 0.25   |          |      |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

NOTES:

## APPENDIX A: REVISION HISTORY

#### **Revision A (September 2007)**

Initial release of this document.

#### Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text. In addition, redundant information was removed that is now available in the respective chapters of the *dsPIC33F/PIC24H Family Reference Manual*, which can be obtained from the Microchip website (www.microchip.com).

The major changes are referenced by their respective section in the following table.

#### TABLE A-1: MAJOR SECTION UPDATES

| Section Name  | Update Description   |
|---|--|
| "High-Performance, 16-bit Microcontrollers"                     | Note 1 added to all pin diagrams (see "Pin Diagrams")  |
|   | Updated the <b>"PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 Controller Families</b> " table as follows: |
|   | <ul> <li>PIC24HJ128GP804 changed to PIC24HJ128GP504</li> </ul>   |
|   | <ul> <li>PIC24HJ128GP804 changed to PIC24HJ128GP504</li> </ul>   |
|   | Added new column: External Interrupts  |
|   | Added Note 3   |
| Section 1.0 "Device Overview"                                   | Updated parameters PMA0, PMA1 and PMD0 through PMPD7 (Table 1-1)   |
| Section 6.0 "Interrupt Controller"                              | IFS0-IFSO4 changed to IFSx (see Section 6.3.2 "IFSx")  |
|   | IEC0-IEC4 changed to IECx (see Section 6.3.3 "IECx")   |
|   | IPC0-IPC19 changed to IPCx (see Section 6.3.4 "IPCx")  |
| Section 7.0 "Direct Memory Access (DMA)"                        | Updated parameter PMP (see Table 7-1)  |
| Section 8.0 "Oscillator Configuration"                          | Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources"                               |
|   | Updated TUN<5:0> (OSCTUN<5:0>) bit description (see Register 8-4)  |
| Section 19.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)" | Added Note 2 to Figure 19-3  |
| Section 24.0 "Special Features"                                 | Added Note 2 to Figure 24-1  |
|   | Added Note after second paragraph in <b>Section 24.2 "On-Chip</b><br>Voltage Regulator"                                    |

| Section Name                              | Update Description  |
|---|---|
| Section 27.0 "Electrical Characteristics" | Updated Max MIPS for temperature range of -40°C to +125°C in Table 27-1                                   |
|   | Updated typical values in Thermal Packaging Characteristics in Table 27-3                                 |
|   | Added parameters DI11 and DI12 to Table 27-9  |
|   | Updated minimum values for parameters D136 (TRW) and D137 (TPE) and removed typical values in Table 27-12 |
|   | Added Extended temperature range to Table 27-13   |
|   | Updated parameter AD63 and added Note 3 to Table 27-38 and Table 27-39                                    |

#### TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

#### Revision C (May 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of VDDCORE and VDDCORE/ VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

| TABLE A-2: MAJOR SECTION UPDATES | TABLE A-2: | MAJOR SECTION UPDATES |
|----------------------------------|------------|-----------------------|
|----------------------------------|------------|-----------------------|

| Section Name   | Update Description  |
|--|---|
| "High-Performance, 16-bit<br>Microcontrollers"                               | Updated all pin diagrams to denote the pin voltage tolerance (see " <b>Pin Diagrams</b> ").                             |
|  | Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.                  |
| Section 1.0 "Device Overview"  | Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).  |
| Section 2.0 "Guidelines for Getting<br>Started with 16-bit Microcontrollers" | Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers. |
|  | Added Peripheral Pin Select (PPS) capability column to Pinout I/O Descriptions (see Table 1-1).                         |
| Section 3.0 "CPU"  | Updated CPU Core Block Diagram with a connection from the DSP Engine to the Y Data Bus (see Figure 3-1).                |
| Section 4.0 "Memory Organization"  | Updated Reset value for CORCON in the CPU Core Register Map (see Table 4-1).  |
|  | Updated Reset value for IPC15 in the Interrupt Controller Register Map (see Table 4-4).                                 |
|  | Removed the FLTA1IE bit (IEC3) from the Interrupt Controller Register Map (see Table 4-4).                              |
|  | Updated bit locations for RPINR25 in the Peripheral Pin Select Input Register Map (see Table 4-19).                     |
|  | Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-31).                                 |
| Section 5.0 "Flash Program Memory"   | Updated Section 5.3 "Programming Operations" with programming time formula.   |
| Section 9.0 "Oscillator Configuration"                                       | Updated the Oscillator System Diagram and added Note 2 (see Figure 9-1).  |
|  | Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).     |
|  | Added a paragraph regarding FRC accuracy at the end of <b>Section 9.1.1</b> "System Clock Sources".                     |
|  | Added Note 3 to Section 9.2.2 "Oscillator Switching Sequence".  |
|  | Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).   |

| Section Name  | Update Description   |
|---|--|
| Section 10.0 "Power-Saving  | Added the following registers:   |
| Features"   | <ul> <li>PMD1: Peripheral Module Disable Control Register 1 (Register 10-1)</li> <li>PMD2: Peripheral Module Disable Control Register 2 (Register 10-2)</li> <li>PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)</li> </ul> |
| Section 11.0 "I/O Ports"  | Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality.   |
|   | Added paragraph on ADPCFG register default values to Section 11.3<br>"Configuring Analog Port Pins".   |
|   | Added Note box regarding PPS functionality with input mapping to <b>Section 11.6.2.1 "Input Mapping"</b> .   |
| Section 16.0 "Serial Peripheral<br>Interface (SPI)"                 | Added Note 2 and 3 to the SPIxCON1 register (see Register 16-2).   |
| Section 18.0 "Universal   | Updated the Notes in the UxMode register (see Register 18-1).  |
| Asynchronous Receiver Transmitter<br>(UART)"                        | Updated the UTXINV bit settings in the UxSTA register (see Register 18-2).   |
| Section 19.0 "Enhanced CAN<br>(ECAN™) Module"                       | Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 19-1).   |
| Section 20.0 "10-bit/12-bit Analog-to-<br>Digital Converter (ADC1)" | Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 20-1 and Figure 20-2).   |
|   | Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 20-3).   |
|   | Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 20-7).   |
|   | Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 20-8).   |
| Section 21.0 "Comparator Module"                                    | Updated the Comparator Voltage Reference Block Diagram (see Figure 21-2).  |
| Section 22.0 "Real-Time Clock and Calendar (RTCC)"                  | Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 22-1).   |
| Section 25.0 "Special Features"                                     | Added Note 1 to the Device Configuration Register Map (see Table 25-1).  |
|   | Updated Note 1 in the PIC24H Configuration Bits Description (see Table 25-2).  |

# TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

| TABLE A-2: | <b>MAJOR SECTION UPDATES (</b> | (CONTINUED) | ) |
|------------|--------------------------------|-------------|---|
|            |                                |             | / |

| Section Name                                 | Update Description  |
|--|---|
| Section 28.0 "Electrical<br>Characteristics" | Updated Typical values for Thermal Packaging Characteristics (see Table 28-3).  |
|  | Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 28-4).   |
|  | Updated Power-Down Current Max values for parameters DC60b and DC60c (see Table 28-7).  |
|  | Updated Characteristics for I/O Pin Input Specifications (see Table 28-9).  |
|  | Updated Program Memory values for parameters 136, 137 and 138 (renamed to 136a, 137a and 138a), added parameters 136b, 137b and 138b, and added Note 2 (see Table 28-12). |
|  | Added parameter OS42 (GM) to the External Clock Timing Requirements (see Table 28-16).  |
|  | Updated Watchdog Timer Time-out Period parameter SY20 (see Table 28-21).  |

#### **Revision D (November 2009)**

The revision includes the following global update:

• Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

#### TABLE A-3: MAJOR SECTION UPDATES

| Section Name  | Update Description   |
|---|--|
| "High-Performance, 16-bit<br>Microcontrollers"                    | Added information on high temperature operation (see " <b>Operating Range:</b> ").   |
| Section 11.0 "I/O Ports"  | Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of <b>Section 11.2</b> " <b>Open-Drain Configuration</b> ". |
| Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)" | Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.   |
| Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"   | Updated the ADC block diagrams (see Figure 20-1 and Figure 20-2).  |
| Section 25.0 "Special Features"                                   | Updated the second paragraph and removed the fourth paragraph in <b>Section 25.1 "Configuration Bits"</b> .  |
|   | Updated the Device Configuration Register Map (see Table 28-1).  |
| Section 28.0 "Electrical Characteristics"                         | Updated the Absolute Maximum Ratings for high temperature and added Note 4.  |
|   | Removed parameters DI26, DI28 and DI29 from the I/O Pin Input Specifications (see Table 28-9).   |
|   | Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 28-12).  |
| Section 29.0 "High Temperature Electrical Characteristics"        | Added new chapter with high temperature specifications.  |
| "Product Identification System"                                   | Added the "H" definition for high temperature.   |

### Revision E (January 2011)

This includes typographical and formatting changes throughout the data sheet text. In addition, the Preliminary marking in the footer was removed.

All occurrences of VDDCORE have been removed throughout the document.

All other major changes are referenced by their respective section in the following table.

#### TABLE A-4: MAJOR SECTION UPDATES

| Section Name  | Update Description   |
|---|--|
| "High-Performance, 16-bit<br>Microcontrollers"                            | The high temperature end range was updated to +150°C (see<br>"Operating Range:").  |
| Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers" | The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up". |
|   | The second paragraph in Section 2.9 "Unused I/Os" was updated.   |
| Section 4.0 "Memory Organization"   | The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-5):                                     |
|   | • TMR1   |
|   | • TMR2   |
|   | • TMR3   |
|   | • TMR4   |
|   | • TMR5   |
| Section 9.0 "Oscillator Configuration"                                    | Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1).  |
|   | Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2).   |
|   | Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3).  |
|   | Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).   |
| Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"           | Updated the VREFL references in the ADC1 module block diagrams (see Figure 20-1 and Figure 20-2).  |
| Section 25.0 "Special Features"   | Added a new paragraph and removed the third paragraph in <b>Section 25.1 "Configuration Bits"</b> .                                      |
|   | Added the column "RTSP Effects" to the dsPIC33F Configuration<br>Bits Descriptions (see Table 25-2).                                     |

| Section Name                              | Update Description  |
|---|---|
| Section 28.0 "Electrical Characteristics" | Updated the maximum value for Extended Temperature Devices in the Thermal Operating Conditions (see Table 28-2).  |
|   | Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 28-4).   |
|   | Updated all typical and maximum Operating Current (IDD) values (see Table 28-5).  |
|   | Updated all typical and maximum Idle Current (IIDLE) values (see Table 28-6).   |
|   | Updated the maximum Power-Down Current (IPD) values for parameters DC60d, DC60a, and DC60b (see Table 28-7).  |
|   | Updated all typical Doze Current (Idoze) values (see Table 28-8).   |
|   | Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 28-9). |
|   | Added Note 2 to the PLL Clock Timing Specifications (see Table 28-<br>17)   |
|   | Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 28-18).   |
|   | Updated the Internal RC Accuracy minimum and maximum values for parameter F21b (see Table 28-19).   |
|   | Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 28-20).   |
|   | Updated <i>all</i> SPI specifications (see Table 28-28 through Table 28-35 and Figure 28-10 through Figure 28-16)   |
|   | Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 28-41).       |
|   | Updated the ADC Module Specifications (12-bit Mode) minimum and maximum values for parameter AD21a (see Table 28-42).                                       |
|   | Updated all ADC Module Specifications (10-bit Mode) values, with the exception of Dynamic Performance (see Table 28-43).                                    |
|   | Updated the minimum value for parameter PM6 and the maximum value for parameter PM7 in the Parallel Master Port Read Timing Requirements (see Table 28-49). |
|   | Added DMA Read/Write Timing Requirements (see Table 28-51).   |

#### TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)

| TABLE A-4: | <b>MAJOR SECTION UPDATES (</b> | (CONTINUED) |  |
|------------|--------------------------------|-------------|--|
|            |                                |             |  |

| Section Name   | Update Description   |
|--|--|
| Section 29.0 "High Temperature Electrical Characteristics" | Updated all ambient temperature end range values to +150°C throughout the chapter.   |
|  | Updated the storage temperature end range to +160°C.   |
|  | Updated the maximum junction temperature from +145°C to +155°C.  |
|  | Updated the maximum values for High Temperature Devices in the Thermal Operating Conditions (see Table 29-2).                |
|  | Updated the ADC Module Specifications (12-bit Mode), removing all parameters with the exception of HAD33a (see Table 29-14). |
|  | Updated the ADC Module Specifications (10-bit Mode), removing all parameters with the exception of HAD33b (see Table 29-16). |
| "Product Identification System"                            | Updated the end range temperature value for H (High) devices.  |

NOTES:

# INDEX

#### Α

| A/D Converter                           |    |
|---|----|
| DMA                                     |    |
| Initialization                          |    |
| Key Features                            |    |
| AC Characteristics                      |    |
| ADC Module                              |    |
| ADC Module (10-bit Mode)                |    |
| ADC Module (12-bit Mode)                |    |
| Internal RC Accuracy                    |    |
| Load Conditions                         |    |
| ADC Module                              |    |
| ADC11 Register Map                      |    |
| Alternate Interrupt Vector Table (AIVT) | 67 |
| Arithmetic Logic Unit (ALU)             |    |
| Assembler                               |    |
| MPASM Assembler                         |    |

#### В

| Block Diagrams                              |
|---|
| 16-bit Timer1 Module 161                    |
| A/D Module 222, 223                         |
| Connections for On-Chip Voltage Regulator   |
| Device Clock 119, 121                       |
| ECAN Module 196                             |
| Input Capture 169                           |
| Output Compare 171                          |
| PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and |
| PIC24HJ128GPX02/X0412                       |
| PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and |
| PIC24HJ128GPX02/X04 CPU Core                |
| PLL   |
| Reset System59                              |
| Shared Port Structure 135                   |
| SPI 175                                     |
| Timer2 (16-bit) 163                         |
| Timer2/3 (32-bit)                           |
| UART  |
| Watchdog Timer (WDT) 266                    |
|   |

# С

| C Compilers                          |          |
|--------------------------------------|----------|
| MPLAB C18                            |          |
| Clock Switching                      | 128      |
| Enabling                             | 128      |
| Sequence                             |          |
| Code Examples                        |          |
| Erasing a Program Memory Page        | 57       |
| Initiating a Programming Sequence    |          |
| Loading Write Buffers                |          |
| Port Write/Read                      |          |
| PWRSAV Instruction Syntax            |          |
| Code Protection                      | 261, 267 |
| Configuration Bits                   |          |
| Configuration Register Map           |          |
| Configuring Analog Port Pins         | 136      |
| CPU                                  |          |
| Control Register                     |          |
| CPU Clocking System                  | 120      |
| PLL Configuration                    |          |
| Selection                            | 120      |
| Sources                              | 120      |
| Customer Change Notification Service | 355      |
| Customer Notification Service        | 355      |
| Customer Support                     | 355      |
| •••                                  |          |

#### D

| -   |     |
|---|-----|
| Data Address Space                        | 27  |
| Alignment                                 | 27  |
| Memory Map for PIC24HJ128GP202/204 and    |     |
| PIC24HJ64GP202/204 Devices                |     |
| with 8 KB RAM                             | 29  |
| Memory Map for PIC24HJ32GP302/304 Devices |     |
| with 4 KB RAM                             | 28  |
| Near Data Space                           | 27  |
| Software Stack                            | 47  |
| Width                                     | 27  |
| DC Characteristics                        | 284 |
| Doze Current (IDOZE)                      | 327 |
| High Temperature                          |     |
| I/O Pin Input Specifications 2            | 289 |
| I/O Pin Output                            |     |
| I/O Pin Output Specifications2            | 292 |
| Idle Current (IDOZE)                      |     |
| Idle Current (IIDLE)                      | 287 |
| Operating Current (IDD) 2                 | 286 |
| Operating MIPS vs. Voltage                | 326 |
| Power-Down Current (IPD)                  | 288 |
| Power-down Current (IPD) 3                | 326 |
| Program Memory 293, 3                     | 327 |
| Temperature and Voltage                   | 326 |
| Temperature and Voltage Specifications    |     |
| Thermal Operating Conditions              | 326 |
| Development Support                       |     |
| DMA Module                                |     |
| DMA Register Map                          | 37  |
| DMAC Registers 1                          | 09  |
| DMAxCNT 1                                 | 09  |
| DMAxCON 1                                 | 09  |
| DMAxPAD 1                                 | 09  |
| DMAxREQ 1                                 | 09  |
| DMAxSTA 1                                 | 09  |
| DMAxSTB 1                                 | 09  |
| Doze Mode 1                               | 30  |
| E   |     |
| ECAN Module                               |     |

| CA | N Module            |     |
|----|---------------------|-----|
|    | CiBUFPNT1 register  | 207 |
|    | CiBUFPNT2 register  | 208 |
|    | CiBUFPNT3 register  | 208 |
|    | CiBUFPNT4 register  | 209 |
|    | CiCFG1 register     | 205 |
|    | CiCFG2 register     | 206 |
|    | CiCTRL1 register    | 198 |
|    | CiCTRL2 register    | 199 |
|    | CiEC register       | 205 |
|    | CiFCTRL register    | 201 |
|    | CiFEN1 register     | 207 |
|    | CiFIFO register     | 202 |
|    | CiFMSKSEL1 register | 211 |
|    | CiFMSKSEL2 register | 212 |
|    | CiINTE register     | 204 |
|    | CiINTF register     | 203 |
|    | CiRXFnEID register  | 211 |
|    | CiRXFnSID register  |     |
|    | CiRXFUL1 register   | 214 |
|    | CiRXFUL2 register   | 214 |
|    | CiRXMnEID register  | 213 |
|    | CiRXMnSID register  | 213 |
|    | CiRXOVF1 register   | 215 |
|    | CiRXOVF2 register   |     |
|    | CiTRmnCON register  |     |
|    |                     |     |

# PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

| CiVEC register 200                                    |
|---|
| ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)             |
| ECAN1 Register Map (C1CTRL1.WIN = 0)                  |
| ECAN1 Register Map (C1CTRL1.WIN = 1)                  |
| Frame Types195  |
| Modes of Operation                                    |
| Overview  |
|   |
| ECAN Registers  |
| Acceptance Filter Enable Register (CiFEN1)            |
| Acceptance Filter Extended Identifier Register n      |
| (CiRXFnEID)   |
| Acceptance Filter Mask Extended Identifier Register n |
| (CiRXMnEID)213  |
| Acceptance Filter Mask Standard Identifier Register n |
| (CiRXMnSID)   |
| Acceptance Filter Standard Identifier Register n      |
| (CiRXFnSID)   |
| Baud Rate Configuration Register 1 (CiCFG1)           |
| Baud Rate Configuration Register 2 (CiCFG2)           |
| Control Register 1 (CiCTRL1)                          |
| Control Register 2 (CiCTRL2)                          |
| FIFO Control Register (CiFCTRL)                       |
|   |
| FIFO Status Register (CiFIFO)                         |
| Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 207    |
| Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 209  |
| Filter 15-8 Mask Selection Register (CiFMSKSEL2). 212 |
| Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 208    |
| Filter 7-0 Mask Selection Register (CiFMSKSEL1)211    |
| Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 208   |
| Interrupt Code Register (CiVEC)                       |
| Interrupt Enable Register (CiINTE)                    |
| Interrupt Flag Register (CiINTF)                      |
| Receive Buffer Full Register 1 (CiRXFUL1)             |
| Receive Buffer Full Register 2 (CiRXFUL2)             |
| Receive Buffer Overflow Register 2 (CirXXI OL2)215    |
| <b>o</b>  |
| Receive Overflow Register (CiRXOVF1)                  |
| ECAN Transmit/Receive Error Count Register (CiEC) 205 |
| ECAN TX/RX Buffer m Control Register (CiTRmnCON) 216  |
| Electrical Characteristics                            |
| AC  |
| Enhanced CAN Module195                                |
| Equations   |
| Device Operating Frequency 120                        |
| Errata  |
| F   |
| F   |
| Flash Program Memory53                                |
| Control Registers54                                   |
| Operations54  |
| Programming Algorithm57                               |
| RTSP Operation54                                      |

#### Н

| High | Temperature Electrical | Characteristics | 325 |
|------|------------------------|-----------------|-----|
| _    |                        |                 |     |

| I                                    |          |
|--------------------------------------|----------|
| I/O Ports                            | 135      |
| Parallel I/O (PIO)                   | 135      |
| Write/Read Timing                    | 136      |
| l <sup>2</sup> C                     |          |
| Operating Modes                      | 181      |
| Registers                            | 181      |
| In-Circuit Debugger                  | 267      |
| In-Circuit Emulation                 |          |
| In-Circuit Serial Programming (ICSP) | 261, 267 |

|  | ~ |
|--|---|
| Input Capture                                      |   |
| Registers 17                                       |   |
| Input Change Notification 13                       |   |
| Instruction Addressing Modes 4                     |   |
| File Register Instructions 4                       |   |
| Fundamental Modes Supported 44                     |   |
| MCU Instructions 4                                 |   |
| Move and Accumulator Instructions                  | 8 |
| Other Instructions 44                              | 8 |
| Instruction Set                                    |   |
| Overview   | 3 |
| Summary  | 1 |
| Instruction-Based Power-Saving Modes 129           | 9 |
| Idle   | 0 |
| Sleep  | 9 |
| Internal RC Oscillator                             |   |
| Use with WDT                                       | 6 |
| Internet Address                                   | 5 |
| Interrupt Control and Status Registers             | 1 |
| IECx   |   |
| IFSx   |   |
| INTCON1  |   |
| INTCON2  | 1 |
| IPCx   | 1 |
| Interrupt Setup Procedures                         |   |
| Initialization                                     |   |
| Interrupt Disable 10                               |   |
| Interrupt Service Routine                          |   |
| Trap Service Routine                               |   |
| Interrupt Vector Table (IVT)                       |   |
| Interrupts Coincident with Power Save Instructions |   |
|  | Ĵ |
| .l   |   |

| JTAG Boundary Scan | Interface | 261 |
|--------------------|-----------|-----|
| JTAG Interface     |           | 267 |

#### Μ

| Memory Organization                                  | 25 |
|--|----|
| Microchip Internet Web Site                          | 55 |
| Modes of Operation                                   |    |
| Disable19  | 97 |
| Initialization 19                                    | 97 |
| Listen All Messages 19                               | 97 |
| Listen Only19  | 97 |
| Loopback 19  | 97 |
| Normal Operation 19                                  | 97 |
| MPLAB ASM30 Assembler, Linker, Librarian 28          | 30 |
| MPLAB Integrated Development Environment Software 27 | '9 |
| MPLAB PM3 Device Programmer 28                       | 32 |
| MPLAB REAL ICE In-Circuit Emulator System 28         | 31 |
| MPLINK Object Linker/MPLIB Object Librarian 28       | 30 |
| Multi-Bit Data Shifter                               | 24 |

# Ν

| NVM Module               |     |
|--------------------------|-----|
| Register Map             |     |
| 0                        |     |
| Open-Drain Configuration | 136 |
| Output Compare           |     |
|                          |     |

#### Ρ

| Packaging                       | 333 |
|---------------------------------|-----|
| Details                         | 334 |
| Marking                         | 333 |
| Peripheral Module Disable (PMD) | 130 |
| Pinout I/O Descriptions         | 13  |
|                                 |     |

| PMD Module                             |
|--|
| Register Map46                         |
| PORTA                                  |
| Register Map 44, 45                    |
| PORTB                                  |
| Register Map 45                        |
| Power-on Reset (POR) 64                |
| Power-Saving Features 129              |
| Clock Frequency and Switching129       |
| Program Address Space                  |
| Construction49                         |
| Data Access from Program Memory        |
| Using Program Space Visibility52       |
| Data Access from Program Memory        |
| Using Table Instructions51             |
| Data Access from, Address Generation50 |
| Memory Map25                           |
| Table Read Instructions                |
| TBLRDH51                               |
| TBLRDL                                 |
| Visibility Operation                   |
| Program Memory                         |
| Interrupt Vector                       |
| Organization                           |
| Reset Vector                           |

#### R

| Reader Response                               | 356 |
|---|-----|
| Register Map                                  |     |
| CRC   | 44  |
| Dual Comparator                               | 44  |
| Parallel Master/Slave Port                    |     |
| Real-Time Clock and Calendar                  | 44  |
| Registers                                     |     |
| AD1CHS0 (ADC1 Input Channel 0 Select          | 231 |
| AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select) | 230 |
| AD1CON1 (ADC1 Control 1)                      |     |
| AD1CON2 (ADC1 Control 2)                      |     |
| AD1CON3 (ADC1 Control 3)                      | 228 |
| AD1CON4 (ADC1 Control 4)                      | 229 |
| AD1CSSL (ADC1 Input Scan Select Low)          |     |
| AD1PCFGL (ADC1 Port Configuration Low)        | 232 |
| CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)    | 207 |
| CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)    |     |
| CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)   | 208 |
| CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)  | 209 |
| CiCFG1 (ECAN Baud Rate Configuration 1)       | 205 |
| CiCFG2 (ECAN Baud Rate Configuration 2)       | 206 |
| CiCTRL1 (ECAN Control 1)                      | 198 |
| CiCTRL2 (ECAN Control 2)                      |     |
| CiEC (ECAN Transmit/Receive Error Count)      | 205 |
| CIFCTRL (ECAN FIFO Control)                   | 201 |
| CiFEN1 (ECAN Acceptance Filter Enable)        | 207 |
| CiFIFO (ECAN FIFO Status)                     | 202 |
| CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection)   |     |
| 212   |     |
| CIINTE (ECAN Interrupt Enable)                | 204 |
| CiINTF (ECAN Interrupt Flag)                  |     |
| CiRXFnEID (ECAN Acceptance Filter n           |     |
| Extended Identifier)                          | 211 |
| CiRXFnSID (ECAN Acceptance Filter n           |     |
| Standard Identifier)                          | 210 |
| CiRXFUL1 (ECAN Receive Buffer Full 1)         | 214 |
| CiRXFUL2 (ECAN Receive Buffer Full 2)         | 214 |
| CiRXMnEID (ECAN Acceptance Filter Mask n      |     |
| Extended Identifier)                          | 213 |
| CiRXMnSID (ECAN Acceptance Filter Mask n      |     |
|   |     |

| Standard Identifier)   |      |
|--|------|
| CiRXOVF1 (ECAN Receive Buffer Overflow 1)                        |      |
| CiRXOVF2 (ECAN Receive Buffer Overflow 2)                        |      |
| CiTRBnSID (ECAN Buffer n Standard Identifier).                   | 217, |
| 218, 220   |      |
| CiTRmnCON (ECAN TX/RX Buffer m Control)                          |      |
| CiVEC (ECAN Interrupt Code)                                      |      |
| CLKDIV (Clock Divisor)   |      |
| CORCON (Core Control)  |      |
| DMACS0 (DMA Controller Status 0)                                 |      |
| DMACS1 (DMA Controller Status 1)                                 |      |
| DMAxCNT (DMA Channel x Transfer Count)                           |      |
| DMAxCON (DMA Channel x Control)                                  |      |
| DMAxPAD (DMA Channel x Peripheral Address)                       |      |
| DMAxREQ (DMA Channel x IRQ Select)                               |      |
| DMAxSTA (DMA Channel x RAM Start Address                         |      |
| DMAxSTB (DMA Channel x RAM Start Address                         |      |
| DSADR (Most Recent DMA RAM Address)                              |      |
| I2CxCON (I2Cx Control)   |      |
| I2CxMSK (I2Cx Slave Mode Address Mask)                           |      |
| I2CxSTAT (I2Cx Status)   |      |
| IFS0 (Interrupt Flag Status 0)                                   |      |
| IFS1 (Interrupt Flag Status 1)                                   |      |
| IFS2 (Interrupt Flag Status 2)<br>IFS3 (Interrupt Flag Status 3) |      |
|  |      |
| IFS4 (Interrupt Flag Status 4)                                   |      |
| INTCON1 (Interrupt Control 1)<br>INTCON2 (Interrupt Control 2)   |      |
| INTREG Interrupt Control and Status Register .                   |      |
| IPC0 (Interrupt Priority Control 0)                              |      |
| IPC1 (Interrupt Priority Control 1)                              |      |
| IPC1 (Interrupt Priority Control 11)                             |      |
| IPC15 (Interrupt Priority Control 15)                            |      |
| IPC16 (Interrupt Priority Control 16)                            |      |
| IPC17 (Interrupt Priority Control 17)                            |      |
| IPC2 (Interrupt Priority Control 2)                              |      |
| IPC3 (Interrupt Priority Control 3)                              |      |
| IPC4 (Interrupt Priority Control 4)                              |      |
| IPC5 (Interrupt Priority Control 5)                              |      |
| IPC6 (Interrupt Priority Control 6)                              |      |
| IPC7 (Interrupt Priority Control 7)                              |      |
| IPC8 (Interrupt Priority Control 8)                              |      |
| IPC9 (Interrupt Priority Control 9)                              |      |
| NVMCON (Flash Memory Control)                                    |      |
| NVMKEY (Nonvolatile Memory Key)                                  |      |
| OCxCON (Output Compare x Control)                                |      |
| OSCCON (Oscillator Control)                                      |      |
| OSCTUN (FRC Oscillator Tuning)                                   |      |
| PLLFBD (PLL Feedback Divisor)                                    | 126  |
| PMD1 (Peripheral Module Disable                                  |      |
| Control Register 1)  | 131  |
| PMD2 (Peripheral Module Disable                                  |      |
| Control Register 2)  | 132  |
| PMD3 (Peripheral Module Disable                                  |      |
| Control Register 3)  |      |
| RCON (Reset Control)   | 60   |
| SPIxCON1 (SPIx Control 1)  | 177  |
| SPIxCON2 (SPIx Control 2)  |      |
| SPIxSTAT (SPIx Status and Control)                               |      |
| SR (CPU Status)  |      |
| T1CON (Timer1 Control)   |      |
| TCxCON (Input Capture x Control)                                 |      |
| TxCON (Type B Time Base Control)                                 |      |
| TyCON (Type C Time Base Control)                                 |      |
| UxMODE (UARTx Mode)  |      |
| UxSTA (UARTx Status and Control)                                 | 192  |
| Reset  |      |

# PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

| Illegal Opcode           |  |
|--------------------------|--|
| Trap Conflict            |  |
| Uninitialized W Register |  |
| Reset Sequence           |  |
| Resets                   |  |

#### S

| -                                     |        |
|---------------------------------------|--------|
| Serial Peripheral Interface (SPI)     | 175    |
| Software Reset Instruction (SWR)      | 65     |
| Software Simulator (MPLAB SIM)        |        |
| Software Stack Pointer, Frame Pointer |        |
| CALLL Stack Frame                     | 47     |
| Special Features of the CPU           |        |
| SPI Module                            |        |
| SPI1 Register Map                     | 35     |
| Symbols Used in Opcode Descriptions   | 272    |
| System Control                        |        |
| Register Map                          | 45, 46 |
|                                       |        |

#### Т

Temperature and Voltage Specifications

| AC   | . 328 |
|--|-------|
| Timer1   |       |
| Timer2/3   |       |
| Timing Characteristics                           |       |
| ČLKO and I/O                                     | . 297 |
| Timing Diagrams                                  |       |
| 10-bit A/D Conversion (CHPS<1:0> = 01,           |       |
| SIMSAM = 0, ASAM = 0,                            |       |
| SSRC<2:0> = 000)                                 | . 319 |
| 10-bit A/D Conversion (CHPS<1:0> = 01,           |       |
| SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111,           |       |
|  | . 319 |
| 10-bit A/D Conversion (CHPS<1:0> = 01, SIMSAM    | = 0,  |
| ASAM = 1, SSRC<2:0> = 111,                       |       |
| SAMC<4:0> = 00001)                               | . 319 |
| 12-bit A/D Conversion                            |       |
| (ASAM = 0, SSRC<2:0> = 000)                      | . 317 |
| Brown-out Situations                             | 65    |
| ECAN I/O   | . 313 |
| External Clock                                   | . 295 |
| I2Cx Bus Data (Master Mode)                      | . 309 |
| I2Cx Bus Data (Slave Mode)                       | . 311 |
| I2Cx Bus Start/Stop Bits (Master Mode)           | . 309 |
| I2Cx Bus Start/Stop Bits (Slave Mode)            |       |
| Input Capture (CAPx)                             | . 302 |
| OC/PWM   | . 303 |
| Output Compare (OCx)                             | . 302 |
| Reset, Watchdog Timer, Oscillator Start-up Timer |       |
| and Power-up Timer                               | . 298 |
|  |       |

|       | SPIx Master Mode (CKE = 0)                | 304 |
|-------|---|-----|
|       | SPIx Master Mode (CKE = 1)                | 305 |
|       | SPIx Slave Mode (CKE = 0)                 | 306 |
|       | SPIx Slave Mode (CKE = 1)                 | 307 |
|       | Timer1, 2 and 3 External Clock            | 300 |
| Timir | ng Requirements                           |     |
|       | ADC Conversion (10-bit mode)              | 332 |
|       | ADC Conversion (12-bit Mode)              |     |
|       | CLKO and I/O                              | 297 |
|       | External Clock                            | 295 |
|       | Input Capture                             | 302 |
|       | SPIx Master Mode (CKE = 0)                | 329 |
|       | SPIx Module Master Mode (CKE = 1)         | 329 |
|       | SPIx Module Slave Mode (CKE = 0)          | 330 |
|       | SPIx Module Slave Mode (CKE = 1)          | 330 |
| Timir | ng Specifications                         |     |
|       | 10-bit A/D Conversion Requirements        | 320 |
|       | 12-bit A/D Conversion Requirements        | 318 |
|       | CAN I/O Requirements                      | 313 |
|       | I2Cx Bus Data Requirements (Master Mode)  | 310 |
|       | I2Cx Bus Data Requirements (Slave Mode)   |     |
|       | Output Compare Requirements               | 302 |
|       | PLL Clock 296,                            | 328 |
|       | Reset, Watchdog Timer,                    |     |
|       | Oscillator Start-up Timer, Power-up Timer |     |
|       | and Brown-out Reset Requirements          | 299 |
|       | Simple OC/PWM Mode Requirements           |     |
|       | SPIx Master Mode (CKE = 0) Requirements   |     |
|       | SPIx Master Mode (CKE = 1) Requirements   | 305 |
|       | SPIx Slave Mode (CKE = 0) Requirements    | 306 |
|       | SPIx Slave Mode (CKE = 1) Requirements    | 308 |
|       | Timer1 External Clock Requirements        |     |
|       | Timer2 External Clock Requirements        |     |
|       | Timer3 External Clock Requirements        | 301 |

#### U

| UART1 Register Map                               | 34, 35  |
|--|---------|
| Universal Asynchronous Receiver Transmitter (UAI | RT) 189 |
| Using the RCON Status Bits                       |         |

#### ۷

| Voltage Regulator (On-Chip) |  |
|-----------------------------|--|
|-----------------------------|--|

#### W

| Watchdog Time-out Reset (WDTR) | 65 |
|--------------------------------|----|
| Watchdog Timer (WDT)           |    |
| Programming Considerations     |    |
| WWW Address                    |    |
| WWW, On-Line Support           |    |

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

#### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| TO:<br>RE: | Technical Publications Manager<br>Reader Response                         |                          | Total Pag               | ges Sent        |
|------------|---|--------------------------|-------------------------|-----------------|
|            | Name  |                          |                         |                 |
| TION       | Name         Company         Address         City / State / ZIP / Country |                          |                         |                 |
|            | Telephone: ()   |                          | FAX: ()                 |                 |
| Appli      | cation (optional):  |                          |                         |                 |
| Woul       | d you like a reply?YN   |                          |                         |                 |
| Devic      | e: PIC24HJ32GP302/304, PI<br>PIC24HJ128GPX02/X04                          | IC24HJ64GPX02/X04        | and Literature N        | umber: DS70293E |
| Ques       | tions:  |                          |                         |                 |
| 1. V       | Vhat are the best features of this doo                                    | cument?                  |                         |                 |
| <br>2. H   | low does this document meet your h  | nardware and software d  | evelopment needs?       |                 |
| -<br>3. D  | to you find the organization of this de                                   | ocument easy to follow?  | If not, why?            |                 |
| 4. V       | Vhat additions to the document do ye                                      | ou think would enhance   | the structure and subj  | ect?            |
| 5. V       | Vhat deletions from the document co                                       | ould be made without aff | ecting the overall usef | ulpes?          |
| J. V       |   |                          |                         | unicoo :        |
| 6. Is      | s there any incorrect or misleading ir                                    | nformation (what and wh  | ere)?                   |                 |
|            |   |                          |                         |                 |
| 7. H       | low would you improve this docume   | ent?                     |                         |                 |
|            |   |                          |                         |                 |
| _          |   |                          |                         |                 |

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| Temperature Ran      | amily -<br>v Size (<br><br>ag (if a<br>ge | (KB)             |   | Examples:<br>a) PIC24HJ32GP302-E/SP:<br>General Purpose PIC24H, 32 KB program<br>memory, 28-pin, Extended temperature,<br>SPDIP package. |
|----------------------|---|------------------|---|--|
| Architecture:        | 24  | =                | 16-bit Microcontroller  |  |
| Flash Memory Family: | HJ  | =                | Flash program memory, 3.3V  |  |
| Product Group:       | GP2<br>GP3<br>GP8                         | =<br>=<br>=      | General Purpose family  |  |
| Pin Count:           | 02<br>04                                  |                  |   |  |
| Temperature Range:   | I<br>E<br>H                               | =<br>=<br>=      | -40° C to+85° C (Industrial)<br>-40° C to+125° C (Extended)<br>-40° C to+150° C (High)                  |  |
| Package:             | SP<br>SO<br>ML<br>MM<br>PT                | =<br>=<br>=<br>= | Plastic Small Outline - Wide - 300 mil body (SOIC)<br>Plastic Quad, No Lead Package - 8x8 mm body (QFN) |  |



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820